{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T17:44:30Z","timestamp":1771609470603,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/jssc.2017.2784762","type":"journal-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T19:14:45Z","timestamp":1517858085000},"page":"1161-1171","source":"Crossref","is-referenced-by-count":42,"title":["A 69-dB SNDR 300-MS\/s Two-Time Interleaved Pipelined SAR ADC in 16-nm CMOS FinFET With Capacitive Reference Stabilization"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5485-1837","authenticated-orcid":false,"given":"Ewout","family":"Martens","sequence":"first","affiliation":[]},{"given":"Benjamin","family":"Hershberg","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-0203","authenticated-orcid":false,"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"244","article-title":"A 12-bit 210-MS\/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique","author":"lin","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref32","first-page":"268","article-title":"A 2.1 mW 11b 410 MS\/s dynamic pipelined SAR ADC with background calibration in 28 nm digital CMOS","author":"verbruggen","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649063"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"ref36","first-page":"478","article-title":"A 0.7V 12b 160 MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28 nm CMOS with digital amplifier technique","author":"yoshioka","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"472","article-title":"4 A 12b 330 MS\/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2522762"},{"key":"ref10","first-page":"476","article-title":"A 78.5 dB-SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75 MS\/s with 24.9 mW power consumption in 65 nm CMOS","author":"xu","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691040"},{"key":"ref12","first-page":"169","article-title":"A 12 b 180 MS\/s 0.068 mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction","author":"zhong","year":"2016","journal-title":"IEEE European Solid-State Circuits Conf (ESSCIRC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref14","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591553"},{"key":"ref16","first-page":"153","article-title":"A 16 bit linear passive-charge-sharing SAR ADC in 55 nm CMOS","author":"maddox","year":"2016","journal-title":"IEEE Asian Solid-State Circuits Conf (A-SSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582861"},{"key":"ref18","first-page":"145","article-title":"A 0.011 mm2 60 dB SNDR 100 MS\/s reference error calibrated SAR ADC with 3 pF decoupling capacitance for reference voltages","author":"chan","year":"2016","journal-title":"IEEE Asian Solid-State Circuits Conf (A-SSCC) Dig Tech Papers"},{"key":"ref19","first-page":"204","article-title":"A 8.2-mW 10-b 1.6-GS\/s \n$4\\times $\n TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937889"},{"key":"ref4","first-page":"92","article-title":"A 16 nm 69 dB SNDR 300 MSps ADC with capacitive reference stabilization","author":"martens","year":"2017","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299632"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref5","first-page":"242","article-title":"A 70 dB SNDR 200 MS\/s 2.3 mW dynamic pipelined SAR ADC in 28 nm digital CMOS","author":"verbruggen","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","first-page":"156","article-title":"A 14.6 mW 12b 800 MS\/s 4\n$\\times$\n time-interleaved pipelined SAR ADC achieving 60.8 dB SNDR with Nyquist input and sampling timing skew of 60 fsrms without calibration","author":"lien","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728784"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452331"},{"key":"ref9","first-page":"165","article-title":"A 0.065 mm2 19.8 mW single channel calibration-free 12b 600 MS\/s ADC in 28 nm UTBB FDSOI using FBB","author":"kumar","year":"2016","journal-title":"IEEE European Solid-State Circuits Conf (ESSCIRC) Dig Tech Papers"},{"key":"ref1","author":"murmann","year":"2017","journal-title":"ADC Performance Surveu 1997&#x2013;2017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884331"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945993"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8325040\/08281465.pdf?arnumber=8281465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:12Z","timestamp":1642004592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8281465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2784762","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}