{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T03:58:41Z","timestamp":1777089521856,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/jssc.2017.2788876","type":"journal-article","created":{"date-parts":[[2018,1,26]],"date-time":"2018-01-26T19:16:33Z","timestamp":1516994193000},"page":"703-714","source":"Crossref","is-referenced-by-count":64,"title":["A Low-Jitter Ring-Oscillator Phase-Locked Loop Using Feedforward Noise Cancellation With a Sub-Sampling Phase Detector"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1785-9976","authenticated-orcid":false,"given":"Shravan S.","family":"Nagam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5707-6394","authenticated-orcid":false,"given":"Peter R.","family":"Kinget","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"248","article-title":"A digitally stabilized type-III PLL using ring VCO with 1.01 psrms integrated jitter in 65 nm CMOS","author":"sai","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref31","first-page":"330","article-title":"A 0.17-to-3.5 mW 0.15-to-5 GHz SoC PLL with 15 dB built-in supply noise rejection and self-bandwidth control in 14nm CMOS","author":"shen","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598278"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2017.7969029"},{"key":"ref34","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338420"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1109\/JSSC.2015.2511157","article-title":"A 2.4 GHz 4 mW integer-N inductorless RF synthesizer","volume":"51","author":"kong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","first-page":"40","article-title":"A 4.2 $\\mu \\text{s}$ -settling-time 3rd-order 2.1 GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL","author":"huang","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"1","article-title":"A 2.4 GHz 4 mW inductorless RF synthesizer","author":"kong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418040"},{"key":"ref15","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3 psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","author":"coombs","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252515"},{"key":"ref17","first-page":"1","article-title":"A ?236.3 dB FoM sub-sampling low-jitter supply-robust ring-oscillator PLL for clocking applications with feed-forward noise-cancellation","author":"nagam","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892194"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"},{"key":"ref28","first-page":"338","article-title":"A 0.0021 mm2 1.82 mW 2.2 GHz PLL using time-based integral control in 65 nm CMOS","author":"zhu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref27","first-page":"1","article-title":"Digital PLL for phase noise cancellation in ring oscillator-based I\/Q receivers","author":"chen","year":"2016","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691071"},{"key":"ref29","first-page":"328","article-title":"A 0.0049 mm2 2.3 GHz sub-sampling ring-oscillator PLL with time-based loop filter achieving ?236.2 dB jitter-FOM","author":"chuang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"253","article-title":"A ring-VCO-based sub-sampling PLL CMOS circuit with ?119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063029"},{"key":"ref7","first-page":"1","article-title":"A 2.2 GHz ?242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture","author":"siriburanon","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162912"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2566927"},{"key":"ref25","first-page":"268","article-title":"A 0.012 mm2 3.1 mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8295182\/08271868.pdf?arnumber=8271868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:00Z","timestamp":1642004580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8271868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2788876","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}