{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:13:37Z","timestamp":1774966417794,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm Innovation Fellowship Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008500","name":"Broadcom Fellowship Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008500","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Realtek Semiconductor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/jssc.2018.2796544","type":"journal-article","created":{"date-parts":[[2018,2,9]],"date-time":"2018-02-09T20:08:31Z","timestamp":1518206911000},"page":"1707-1718","source":"Crossref","is-referenced-by-count":26,"title":["A 2.4-GHz RF Fractional-<inline-formula> \n                     <tex-math notation=\"LaTeX\">${N}$ <\/tex-math>\n                  <\/inline-formula> Synthesizer With BW <inline-formula> \n                     <tex-math notation=\"LaTeX\">$= 0.25f_{\\mathrm{ REF}}$ <\/tex-math>\n                  <\/inline-formula>"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6568-3071","authenticated-orcid":false,"given":"Long","family":"Kong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1168-9205","authenticated-orcid":false,"given":"Behzad","family":"Razavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16psRMS-Jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2686838"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282620"},{"key":"ref15","first-page":"20","article-title":"Nonrecursive digital filter design using the I_0-sinh window function","author":"kaiser","year":"1974","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487795"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref19","first-page":"268","article-title":"Sub-sampling all-digital fractional-N frequency synthesizer with ?111 dBc\/Hz in-band phase noise and an FOM of ?242 dB","author":"chen","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref3","first-page":"330","article-title":"A 2.4 GHz RF fractional-N synthesizer with 0.25 fREF BW","author":"kong","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884829"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032713"},{"key":"ref2","first-page":"107","article-title":"Frequency domain yield its data to phase-locked synthesizer","volume":"27","author":"gibbs","year":"1978","journal-title":"Electronics"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/FREQ.1969.199763","article-title":"digiphase synthesizer","author":"gillette","year":"1969","journal-title":"23rd Annual Symposium on Frequency Control"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062990"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8364639\/08288811.pdf?arnumber=8288811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:42:23Z","timestamp":1643179343000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8288811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2796544","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}