{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:54:41Z","timestamp":1780444481697,"version":"3.54.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"HiPer Consortium through the Israeli Innovation Authority"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/jssc.2018.2820145","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:57:24Z","timestamp":1525805844000},"page":"2136-2148","source":"Crossref","is-referenced-by-count":45,"title":["An 800-MHz Mixed-<inline-formula> \n                     <tex-math notation=\"LaTeX\">$V_{\\text{T}}$ <\/tex-math>\n                  <\/inline-formula> 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3845-4580","authenticated-orcid":false,"given":"Robert","family":"Giterman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Narkis","family":"Geuli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elad","family":"Mentovich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7270-5558","authenticated-orcid":false,"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8233-4711","authenticated-orcid":false,"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300417"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2747087"},{"key":"ref12","first-page":"308","article-title":"An 800 MHz mixed-VT 4T gain-cell embedded DRAM in 28 nm CMOS bulk process for approximate computing applications","author":"giterman","year":"2017","journal-title":"Proc Eur Solid State Circuits Conf (ESSCIRC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60402-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865600"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2603923"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"ref3","author":"bhunia","year":"2010","journal-title":"Low-Power Variation-Tolerant Design in Nanometer Silicon"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757419"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2644808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2712613"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2503733"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref1","year":"2015","journal-title":"International Technology Roadmap for Semiconductors—2015 Edition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2768102"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512706"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8396884\/08356248.pdf?arnumber=8356248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:25Z","timestamp":1642004605000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8356248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":24,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2820145","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}