{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:07:38Z","timestamp":1771517258118,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["671563"],"award-info":[{"award-number":["671563"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/jssc.2018.2820149","type":"journal-article","created":{"date-parts":[[2018,4,19]],"date-time":"2018-04-19T18:10:04Z","timestamp":1524161404000},"page":"1988-2000","source":"Crossref","is-referenced-by-count":76,"title":["A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24\u201330-GHz Sliding-IF 5G Transceivers"],"prefix":"10.1109","volume":"53","author":[{"given":"Staffan","family":"Ek","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5758-6714","authenticated-orcid":false,"given":"Tony","family":"Pahlsson","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3795-2761","authenticated-orcid":false,"given":"Christian","family":"Elgaard","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3130-5504","authenticated-orcid":false,"given":"Anders","family":"Carlsson","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Axholt","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1730-5540","authenticated-orcid":false,"given":"Anna-Karin","family":"Stenman","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4510-0342","authenticated-orcid":false,"given":"Lars","family":"Sundstrom","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6836-0641","authenticated-orcid":false,"given":"Henrik","family":"Sjoland","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2036057"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417964"},{"key":"ref30","first-page":"174","article-title":"A 2.7-to-4.3GHz, 0.16psrms-jitter, ?246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299273"},{"key":"ref11","first-page":"192","article-title":"A 13.1-to-28 GHz fractional-N PLL in 32 nm SOI CMOS with a \n$\\Delta \\Sigma $\n noise-cancellation scheme","author":"ferriss","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417895"},{"key":"ref13","first-page":"352","article-title":"A 56.4-to-63.4 GHz spurious-free all-digital fractional-N PLL in 65nm CMOS","author":"wu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"326","article-title":"A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fs\n$_{rms}$\n jitter","author":"hussein","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"418","article-title":"A low-phase-noise 0.004ppm\/step DCXO with guaranteed monotonicity in 90 nm CMOS","author":"lin","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2172673"},{"key":"ref17","first-page":"142c","article-title":"93% Power reduction by automatic self power gating (ASPG) and multistage inverter for negative resistance (MINR) in 0.7V, \n$9.2\\mu \\text{W}$\n, 39MHz crystal oscillator","author":"iguchi","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref18","first-page":"100","article-title":"5.7 A 39.25MHz 278dB-FOM \n$19\\mu \\text{W}$\n LDO-free stacked-amplifier crystal oscillator (SAXO) operating at I\/O voltage","author":"iguchi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2015.7337704"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826341"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313832"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref3","year":"2017","journal-title":"On Phase Noise and Feasible Sub-Carrier Spacing for mm-Wave Bands"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905653"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829308"},{"key":"ref5","first-page":"247","article-title":"A 491.52 MHz 840 \n$\\mu \\text{W}$\n crystal oscillator in 28 nm FD-SOI CMOS for 5G applications","author":"elgaard","year":"2017","journal-title":"Proc ESSCIRC"},{"key":"ref8","first-page":"1534","article-title":"A 60 GHz receiver front-end with PLL based phase controlled LO generation for phased-arrays","author":"axholt","year":"2011","journal-title":"Proc IEEE Asia–Pacific Microw Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.1065"},{"key":"ref2","year":"2017","journal-title":"Technical Specification Group Radio Access Network Study on New Radio Access Technology RF and Co-Existence Aspects (Release 14)"},{"key":"ref9","author":"stott","year":"1998","journal-title":"The effects of phase noise in COFDM"},{"key":"ref1","year":"2017","journal-title":"Technical Specification Group Radio Access Network Base Station (BS) Radio Transmission and Reception (Release 11)"},{"key":"ref20","first-page":"484","article-title":"A 39.1-to-41.6GHz \n$\\Delta \\Sigma $\n fractional-N frequency synthesizer in 90nm CMOS","author":"pellerano","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094573"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433941"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918077"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.801415"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2017.1600400"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811875"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8396884\/08341852.pdf?arnumber=8341852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:25Z","timestamp":1642004605000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2820149","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}