{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:49:07Z","timestamp":1761648547989,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union\u2019s Horizon 2020 Research and Innovation Program through the Project PLASMOfab","award":["688166"],"award-info":[{"award-number":["688166"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2837054","type":"journal-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:55:27Z","timestamp":1527792927000},"page":"2479-2487","source":"Crossref","is-referenced-by-count":13,"title":["Design Considerations for a 100 Gbit\/s SiGe-BiCMOS Power Multiplexer With 2 $V_{{\\mathrm{pp}}}$  Differential Voltage Swing"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1216-8797","authenticated-orcid":false,"given":"Christopher","family":"Uhl","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8066-1797","authenticated-orcid":false,"given":"Horst","family":"Hettrich","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8713-4420","authenticated-orcid":false,"given":"Michael","family":"Moller","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.508255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2013.0470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/0470020709"},{"key":"ref13","first-page":"1","article-title":"Mechanism of jitter amplification in clock channels","author":"rao","year":"2014","journal-title":"Proc DesignCon"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.12.014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2015.127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2017.Th5C.7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2002334"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2017.8112921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835641"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1364\/OE.25.001762"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19981247"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.766824"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08370097.pdf?arnumber=8370097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:50Z","timestamp":1642003790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8370097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2837054","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}