{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:53:29Z","timestamp":1780444409481,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["DARPA CRAFT HR0011-16-C-0052"],"award-info":[{"award-number":["DARPA CRAFT HR0011-16-C-0052"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["PERFECT HR0011-13-C-0022"],"award-info":[{"award-number":["PERFECT HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Arm Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2841824","type":"journal-article","created":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T22:55:51Z","timestamp":1529362551000},"page":"2722-2731","source":"Crossref","is-referenced-by-count":86,"title":["DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6222-4286","authenticated-orcid":false,"given":"Paul N.","family":"Whatmough","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7155-704X","authenticated-orcid":false,"given":"Sae Kyu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"3007","article-title":"Analytical guarantees on numerical precision of deep neural networks","author":"sakr","year":"2017","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2669025"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref30","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.102"},{"key":"ref36","first-page":"222","article-title":"An always-on 3.8 $\\mu \\text{J}$ \/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28 nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref11","first-page":"1117","article-title":"Backpropagation for energy-efficient neuromorphic computing","author":"esser","year":"2015","journal-title":"Proc Int Conf Neural Inf Process"},{"key":"ref12","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568 nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"250","article-title":"A 288 $\\mu \\text{W}$ programmable deep-learning processor with 270 KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870352"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01756-8","author":"reagen","year":"2017","journal-title":"Deep Learning for Computer Architects"},{"key":"ref16","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref19","first-page":"282","article-title":"A 45 nm resilient and adaptive microprocessor core for dynamic variation tolerance","author":"tschanz","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","first-page":"98c","article-title":"A 0.6 V all-digital body-coupled wakeup transceiver for IoT applications","author":"whatmough","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref4","first-page":"246","article-title":"Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"352","article-title":"Ultra low power digital signal processing","author":"chandrakasan","year":"1996","journal-title":"Proc 9th Int Conf VLSI Des"},{"key":"ref3","first-page":"238","article-title":"A 2.9 TOPS\/W deep convolutional neural network SoC in FD-SOI 28 nm for intelligent embedded systems","author":"desoli","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465834"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"ref8","first-page":"50c","article-title":"A 640 M pixel\/s 3.65 mW sparse event-driven neuromorphic object recognition processor with on-chip learning","author":"kim","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref9","first-page":"30c","article-title":"A 3.43 TOPS\/W 48.9 pJ\/pixel 50.1 nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40 nm CMOS","author":"buhler","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433919"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333332"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391694"},{"key":"ref24","first-page":"428","article-title":"A low-power 1 GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65 nm CMOS","author":"whatmough","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202930"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055397"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821775"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08387436.pdf?arnumber=8387436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,25]],"date-time":"2022-08-25T22:36:31Z","timestamp":1661466991000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8387436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2841824","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}