{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T00:31:18Z","timestamp":1783384278810,"version":"3.54.6"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2843337","type":"journal-article","created":{"date-parts":[[2018,6,26]],"date-time":"2018-06-26T14:56:15Z","timestamp":1530024975000},"page":"2572-2583","source":"Crossref","is-referenced-by-count":48,"title":["A 0.5-V 1.6-mW 2.4-GHz Fractional-N All-Digital PLL for Bluetooth LE With PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28-nm CMOS"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5620-3988","authenticated-orcid":false,"given":"Naser","family":"Pourmousavian","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2099-5207","authenticated-orcid":false,"given":"Feng-Wei","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1658-9596","authenticated-orcid":false,"given":"Teerachot","family":"Siriburanon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masoud","family":"Babaie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"246","article-title":"A 0.98 mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of ?246 dB for IoT applications in 65 nm CMOS","author":"liu","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325983"},{"key":"ref10","first-page":"1","article-title":"A 12 mW all-digital PLL based on class-F DCO for 4G phones in 28 nm CMOS","author":"kuo","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"190","article-title":"A digital PLL with feedforward multi-tone spur cancelation loop achieving <?73 dBc fractional spur and <?110 dBc reference spur in 65 nm CMOS","author":"ho","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.78"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2014.6877191"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915182"},{"key":"ref19","first-page":"193","article-title":"A digital fractional-N PLL with a 3 mW 0.004 mm2 6-bit PVT and mismatch insensitive TDC","author":"kim","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197239"},{"key":"ref27","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16 psrms-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2551738"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654322"},{"key":"ref7","first-page":"265","article-title":"Batteryless 275 mV startup single-cell photovoltaic energy harvesting system for alleviating shading effect","author":"huang","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref2","first-page":"356","article-title":"A fully integrated 28 nm Bluetooth low-energy transmitter with 36% system efficiency at 3 dBm","author":"kuo","year":"2015","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref9","year":"2014","journal-title":"BlueTooth Specification Version 4 2"},{"key":"ref1","first-page":"172","article-title":"An 860 \n$\\mu \\text{W}$\n 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2687901"},{"key":"ref22","first-page":"160c","article-title":"A 288 fs RMS jitter versatile 8&#x2013;12.4 GHz wide-band fractional-N synthesizer for SONET and SerDes communication standards in 40 nm CMOS","author":"ahmadi","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2371136"},{"key":"ref26","first-page":"360","article-title":"A 1.7 GHz MDLL-based fractional-N frequency synthesizer with 1.4 ps RMS integrated jitter and 3 mW power using a 1b TDC","author":"marucci","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"1","article-title":"A 0.034 mm2, 725 fs RMS jitter, 1.8%\/V frequency-pushing, 10.8&#x2013;19.3 GHz transformer-based fractional-N all-digital PLL in 10 nm FinFET CMOS","author":"li","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08396263.pdf?arnumber=8396263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:36:05Z","timestamp":1641987365000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8396263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2843337","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}