{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T01:34:06Z","timestamp":1776216846050,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Civil-Military Technology Cooperation Program of the Republic of Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2843360","type":"journal-article","created":{"date-parts":[[2018,6,21]],"date-time":"2018-06-21T19:11:32Z","timestamp":1529608292000},"page":"2584-2594","source":"Crossref","is-referenced-by-count":40,"title":["A Time-Interleaved 12-b 270-MS\/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0571-9084","authenticated-orcid":false,"given":"Hyun-Wook","family":"Kang","sequence":"first","affiliation":[]},{"given":"Hyeok-Ki","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Wan","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530819"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732732"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164959"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"ref14","first-page":"183","article-title":"Background calibration using noisy reference ADC for a 12 b 600 MS\/s \n$2\\times$\n TI SAR ADC in 14 nm CMOS FinFET","author":"luu","year":"2017","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref15","first-page":"69","article-title":"An 8-bit 1.25 GS\/s CMOS IF-sampling ADC with background calibration for dynamic distortion","author":"chen","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.735530"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2713523"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.896056"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref20","first-page":"2320","article-title":"A 90 nm CMOS 1.2 V 6 b 1 GS\/s two-step subranging ADC","author":"figueiredo","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546856"},{"key":"ref21","first-page":"278c","article-title":"A 0.014 mm2 10-bit 2 GS\/s time-interleaved SAR ADC with low-complexity background timing skew calibration","author":"luo","year":"2017","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591553"},{"key":"ref23","first-page":"1","article-title":"An 800 MS\/s 10 b\/13 b receiver for 10 GBASE-T Ethernet in 28 nm CMOS","author":"mulder","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08392462.pdf?arnumber=8392462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:50Z","timestamp":1642003790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8392462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2843360","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}