{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T20:07:04Z","timestamp":1776370024390,"version":"3.51.2"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2221-E-007-103-MY3"],"award-info":[{"award-number":["MOST 104-2221-E-007-103-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["106-2221-E-007-119"],"award-info":[{"award-number":["106-2221-E-007-119"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["106-2622-8-007-014-TA"],"award-info":[{"award-number":["106-2622-8-007-014-TA"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2847306","type":"journal-article","created":{"date-parts":[[2018,7,11]],"date-time":"2018-07-11T19:00:31Z","timestamp":1531335631000},"page":"2595-2603","source":"Crossref","is-referenced-by-count":53,"title":["A 0.44-fJ\/Conversion-Step 11-Bit 600-kS\/s SAR ADC With Semi-Resting DAC"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6933-897X","authenticated-orcid":false,"given":"Sung-En","family":"Hsieh","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.2015.2492781","article-title":"A 2.02–5.16 fJ\/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591822"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587688"},{"key":"ref14","first-page":"160","article-title":"A 0.44 fJ\/conversion-step 11b 600 KS\/s SAR ADC with semi-resting DAC","author":"hsieh","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712066"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2613505"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349571"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2617879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2605139"},{"key":"ref7","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742532"},{"key":"ref9","first-page":"2239","article-title":"A 0.6V 8b 100MS\/s SAR ADC with minimized DAC capacitance and switching energy in 65 nm CMOS","author":"wu","year":"2013","journal-title":"IEEE ISCAS Dig Tech Papers"},{"key":"ref20","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2656138"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2362545"},{"key":"ref23","first-page":"92","article-title":"A 3.2 fJ\/c.-s. 0.35 V 10b 100 KS\/s SAR ADC in 90 nm CMOS","author":"tai","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08410058.pdf?arnumber=8410058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:48:13Z","timestamp":1643204893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8410058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2847306","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}