{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T12:01:39Z","timestamp":1778241699655,"version":"3.51.4"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2850937","type":"journal-article","created":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T18:42:41Z","timestamp":1533148961000},"page":"2906-2916","source":"Crossref","is-referenced-by-count":19,"title":["Dual-Loop Two-Step ZQ Calibration for Dynamic Voltage\u2013Frequency Scaling in LPDDR4 SDRAM"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6990-5869","authenticated-orcid":false,"given":"Chang-Kyo","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junha","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Seok","family":"Heo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Hyeok","family":"Baek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gil-Hoon","family":"Cha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daesik","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Hun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jong-Wook","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seunseob","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Si-Hyeong","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Ryeol","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung-Soo","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7946-9765","authenticated-orcid":false,"given":"Eunsung","family":"Seo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Younsik","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indal","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Hun","family":"Hyun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyuck-Joon","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"},{"key":"ref11","first-page":"506","article-title":"A CMOS image sensor with a column-level multiple-ramp single-slope ADC","author":"snoeij","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup+ hold time","author":"schinkel","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"269","article-title":"A low-noise self-calibrating dynamic comparator for high-speed ADCs","author":"miyahara","year":"2006","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref14","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6 b 2 b\/step SAR ADC in \n$0.13~\\mu \\text{m}$\n CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","article-title":"A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS","volume":"48","author":"kim","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757500"},{"key":"ref6","first-page":"169","article-title":"Design of non-contact 2 Gb\/s I\/O test methods for high bandwidth memory (HBM)","author":"lee","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref5","first-page":"242","article-title":"A heterogeneous dual DLL and quantization error minimized ZQ calibration for 30 nm 1.2 V 4 Gb 3.2 Gb\/s\/pin DDR4 SDRAM","author":"na","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","first-page":"153","article-title":"Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM","author":"lee","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref7","first-page":"717","article-title":"Small-area high-accuracy ODT\/OCD by calibration of global on-chip for 512 M GDDR5 application","author":"koo","year":"2009","journal-title":"Proc IEEE Custom Intergr Circuits Conf (CICC)"},{"key":"ref2","first-page":"44","article-title":"A 1.2 V 30 nm 1.6 Gb\/s\/pin 4 Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme","author":"bae","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827806"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08424022.pdf?arnumber=8424022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:20:17Z","timestamp":1643192417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8424022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2850937","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}