{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:06Z","timestamp":1740132186874,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003382","name":"Core Research for Evolutional Science and Technology","doi-asserted-by":"publisher","award":["JPMJCR1532, Japan"],"award-info":[{"award-number":["JPMJCR1532, Japan"]}],"id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2852748","type":"journal-article","created":{"date-parts":[[2018,8,2]],"date-time":"2018-08-02T18:58:02Z","timestamp":1533236282000},"page":"2917-2926","source":"Crossref","is-referenced-by-count":6,"title":["Write and Read Frequency-Based Word-Line Batch $V_{\\mathrm{TH}}$  Modulation for 2-D and 3-D-TLC NAND Flash Memories"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1319-4647","authenticated-orcid":false,"given":"Yoshiaki","family":"Deguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4960-9138","authenticated-orcid":false,"given":"Shun","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223670"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.04.013"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"article-title":"High speed soft decision decoding architecture for triple level cell NAND flash memory","year":"0","author":"song","key":"ref32"},{"key":"ref31","first-page":"206t","article-title":"Flash reliability boost Huffman coding (FRBH): Co-optimization of data compression and Vth distribution modulation to enhance data-retention time by over \n$2900{\\times}$","author":"deguchi","year":"2017","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref30","first-page":"1","article-title":"$12{\\times}$\n bit-error acceptable, \n$300{\\times}$\n extended data-retention time, value-aware SSD with vertical 3D-TLC NAND flash memories for image recognition","author":"deguchi","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380640"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.1928.0091"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582120"},{"key":"ref34","first-page":"233","article-title":"Research on prediction model for NAND flash bit errors","author":"wei","year":"2015","journal-title":"Proc Int Conf Electron Meas Instrum"},{"key":"ref10","first-page":"1","article-title":"A 128Gb 3b\/cell V-NAND flash memory with 1Gb\/s I\/O rate","author":"im","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268420"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413841"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2148430"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240241"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573505"},{"key":"ref16","first-page":"31","article-title":"A new programming disturbance phenomenon in NAND flash memory by source\/drain hot-electrons generated by GIDL current","author":"lee","year":"2006","journal-title":"Proc IEEE Non-Volatile Semiconductor Memory Workshop"},{"key":"ref17","first-page":"975","article-title":"NAND flash reliability degradation induced by HCI in boosted channel potential","author":"park","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650384"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/16.34229"},{"key":"ref28","first-page":"1","article-title":"Application driven SCM and NAND flash hybrid SSD design for data-centric computing system","author":"okamoto","year":"2015","journal-title":"Proc Int Memory Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref27","first-page":"887","article-title":"Statistical retention modeling in floating-gate cell: ONO scaling","author":"serov","year":"2009","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574571"},{"key":"ref6","first-page":"2e.1.1","article-title":"Scaling and reliability of NAND flash devices","author":"park","year":"2014","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137393"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.03.009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.705361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref9","first-page":"436","article-title":"128Gb 3b\/cell NAND flash memory in 19nm technology with 18MB\/s write rate and 400Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062965"},{"key":"ref20","first-page":"497","article-title":"Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells","author":"lee","year":"2003","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2000.843915"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32846"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2765078"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090574"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996607"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939077"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383470"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1993.283291"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08424515.pdf?arnumber=8424515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:17:17Z","timestamp":1643192237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8424515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2852748","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}