{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:29:48Z","timestamp":1764174588873,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Dayton Area Graduate Studies Institute"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jssc.2018.2859390","type":"journal-article","created":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T20:03:24Z","timestamp":1536350604000},"page":"2500-2511","source":"Crossref","is-referenced-by-count":1,"title":["A Capacitively Coupled, Pseudo Return-to-Zero Input, Latched-Bias Data Receiver"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4830-2150","authenticated-orcid":false,"given":"Brandon L.","family":"Mathieu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2896-3429","authenticated-orcid":false,"given":"Jamin J.","family":"McCue","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7821-9262","authenticated-orcid":false,"given":"Lucas","family":"Duncan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4423-5675","authenticated-orcid":false,"given":"Brian","family":"Dupaix","sequence":"additional","affiliation":[]},{"given":"Hossein Miri","family":"Lavasani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1613-675X","authenticated-orcid":false,"given":"Waleed","family":"Khalil","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012783"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859881"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/TCSII.2014.2312804","article-title":"A four-channel 32-Gb\/s transceiver with current-recycling output driver and on-chip AC coupling in 65-nm CMOS process","volume":"61","author":"kim","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref13","first-page":"32","article-title":"A 14-Gb\/s 32 mWAC coupled receiver in 90-nm CMOS","author":"hossain","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2340574"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942115"},{"key":"ref16","first-page":"34","article-title":"A 5.2 Gbps hypertransport integrated AC coupled receiver with DFR DC restore","author":"fang","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596773"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2007.896920"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2017.8240434"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/GHTCE.2012.6490130"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2005.1595404"},{"key":"ref5","first-page":"ii-647","article-title":"Design of a CMOS 1.8 V low voltage differential signaling receiver","volume":"2","author":"aguirre","year":"2002","journal-title":"Proc Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585375"},{"key":"ref7","first-page":"4","article-title":"Design on LVDS receiver with new delay-selecting technique for UXGA flat panel display applications","author":"ker","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536966"},{"journal-title":"Subcommittee Wireline-2016 Trends","year":"2016","author":"friedman","key":"ref1"},{"key":"ref9","first-page":"84","article-title":"AC-coupling strategy for high-speed transceivers of 10 Gbps and beyond","author":"dong","year":"2007","journal-title":"Proc IFIP Int Conf Very Large Scale Integr"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2521903"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594212"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749441"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8449338\/08449945.pdf?arnumber=8449945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:38:47Z","timestamp":1643215127000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8449945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":22,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2859390","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}