{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:47:32Z","timestamp":1771660052605,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/jssc.2018.2859757","type":"journal-article","created":{"date-parts":[[2018,8,14]],"date-time":"2018-08-14T14:47:20Z","timestamp":1534258040000},"page":"3508-3516","source":"Crossref","is-referenced-by-count":80,"title":["A 24\u201372-GS\/s 8-b Time-Interleaved SAR ADC With 2.0\u20133.3-pJ\/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9607-0430","authenticated-orcid":false,"given":"Lukas","family":"Kull","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2817-0354","authenticated-orcid":false,"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-6653","authenticated-orcid":false,"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1110-3956","authenticated-orcid":false,"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6448-1961","authenticated-orcid":false,"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519397"},{"key":"ref11","first-page":"260c","article-title":"A 35 mW 8 b 8.8 GS\/s SAR ADC with low-power capacitive reference buffers in 32 nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946003"},{"key":"ref15","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref4","first-page":"484","article-title":"A transmitter and receiver for 100 Gb\/s coherent networks with integrated \n$4\\times 64$\n GS\/s 8 b ADCs and DACs in 20 nm CMOS","author":"cao","year":"2017","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW \n$64\\times $\n interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"358","article-title":"A 24-to-72 GS\/s 8 b time-interleaved SAR ADC with 2.0-to-3.3 pJ\/conversion and >30 dB SNDR at Nyquist in 14 nm CMOS FinFET","author":"kull","year":"2018","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"89","article-title":"A 110 mW 6 bit 36 GS\/s interleaved SAR ADC for 100 GBE occupying 0.048 mm2 in 32 nm SOI CMOS","author":"kull","year":"2014","journal-title":"Proc A-SSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2204543"},{"key":"ref2","first-page":"1","article-title":"56 GS\/s ADC: Enabling 100 GbE","author":"dedic","year":"2010","journal-title":"Proc OFC\/NFOEC"},{"key":"ref1","first-page":"390","article-title":"A 40 GS\/s 6b ADC in 65 nm CMOS","author":"greshishchev","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993683"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8580626\/08436447.pdf?arnumber=8436447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:34:43Z","timestamp":1641987283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":15,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2859757","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}