{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T17:54:46Z","timestamp":1771610086414,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["MOST 104-2221-E-007-103-MY3"],"award-info":[{"award-number":["MOST 104-2221-E-007-103-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["106-2221-E-007-119"],"award-info":[{"award-number":["106-2221-E-007-119"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["106-2622-8-007-014-TA"],"award-info":[{"award-number":["106-2622-8-007-014-TA"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2862880","type":"journal-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T03:33:31Z","timestamp":1535427211000},"page":"2763-2771","source":"Crossref","is-referenced-by-count":44,"title":["A 0.5-V 12-bit SAR ADC Using Adaptive Time-Domain Comparator With Noise Optimization"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6933-897X","authenticated-orcid":false,"given":"Sung-En","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Chen-Che","family":"Kao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"270","article-title":"A 2.2\/2.7 fJ\/conversion-step 10\/12 b 40 kS\/s SAR ADC with data-driven noise reduction","author":"harpe","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"1","article-title":"An oscillator collapse-based comparator with application in a 74.1 dB SNDR, 20 KS\/s 15 b SAR ADC","author":"shim","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","first-page":"213","article-title":"A 0.5 V 12-bit SAR ADC using adaptive timedomain comparator with noise optimization","author":"kao","year":"2017","journal-title":"Proc IEEE A-SSCC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2605139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref15","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942109"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598328"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2613505"},{"key":"ref4","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10 b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349571"},{"key":"ref6","first-page":"145","article-title":"A 9 b 100 MS\/s 1.46 mW SAR ADC in 65 nm CMOS","author":"chen","year":"2009","journal-title":"IEEE ASSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref8","first-page":"1","article-title":"A 0.44 fJ\/conversion-step 11 b 600 KS\/s SAR ADC with semi-resting DAC","author":"hsieh","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","first-page":"1","article-title":"A 0.8 V 10 b 80 kS\/s SAR ADC with duty-cycled reference generation","author":"liu","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref1","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.2015.2492781","article-title":"A 2.02–5.16 fJ\/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2656138"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08447228.pdf?arnumber=8447228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:47:33Z","timestamp":1643179653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8447228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2862880","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}