{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:07Z","timestamp":1740132187888,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Computing Hardware for Emerging Intelligent Sensory Applications Project as part of Strategic Networks","award":["NETGP485577-15"],"award-info":[{"award-number":["NETGP485577-15"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2862884","type":"journal-article","created":{"date-parts":[[2018,8,24]],"date-time":"2018-08-24T19:48:47Z","timestamp":1535140127000},"page":"2864-2877","source":"Crossref","is-referenced-by-count":6,"title":["Analog to Sequence Converter-Based PAM-4 Receiver With Built-In Error Correction"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-9067","authenticated-orcid":false,"family":"Aurangozeb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maruf","family":"Mohammad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Channel-adaptive ADC and TDC for 28 Gb\/s PAM-4 digital receiver","author":"aurangozeb","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref11","first-page":"85","article-title":"A 82 mW 28 Gb\/s PAM-4 digital sequence decoder with built-in error correction in 28 nm FDSOI","author":"hossain","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2682195"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref15","first-page":"158c","article-title":"A 25 GS\/s 6b TI binary search ADC with soft-decision selection in 65 nm CMOS","author":"cai","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref16","first-page":"1","author":"fu","year":"2012","journal-title":"Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers"},{"journal-title":"PCB FABRICATION-Backdrilling and Blind\/Buried Via Formation","year":"2010","key":"ref17"},{"key":"ref18","first-page":"1","article-title":"32 to 56 Gbps serial link analysis and optimization methods for pathological channels","author":"neves","year":"2017","journal-title":"Proc DesignCon"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405777"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313850"},{"key":"ref8","first-page":"1","article-title":"A 56 Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16 nm FinFET","author":"frans","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref7","first-page":"1","article-title":"A 10 Gb\/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65 nm CMOS","author":"shafik","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417904"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08445590.pdf?arnumber=8445590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T09:06:12Z","timestamp":1643187972000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":18,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2862884","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}