{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T10:47:53Z","timestamp":1768992473508,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/jssc.2018.2862890","type":"journal-article","created":{"date-parts":[[2018,8,29]],"date-time":"2018-08-29T19:29:44Z","timestamp":1535570984000},"page":"3268-3279","source":"Crossref","is-referenced-by-count":28,"title":["A 12-bit 300-MS\/s SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2817-0354","authenticated-orcid":false,"given":"Danny","family":"Luu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9607-0430","authenticated-orcid":false,"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6448-1961","authenticated-orcid":false,"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-6653","authenticated-orcid":false,"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1782-3727","authenticated-orcid":false,"given":"Hazar","family":"Yueksel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1110-3956","authenticated-orcid":false,"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"given":"Qiuting","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2204543"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2723799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref14","first-page":"3.8.1","article-title":"High performance 14nm SOI FinFET CMOS technology with \n$0.0174~\\mu \\text{m}^{2}$\n embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref17","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591822"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231330"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008561"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008506"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231328"},{"key":"ref20","first-page":"176","article-title":"A 1.2V 10b 20MSample\/s non-binary successive approximation ADC in \n$0.13~\\mu \\text{m}$\n CMOS","volume":"1","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732731"},{"key":"ref21","first-page":"238","article-title":"An \n$820~\\mu \\text{W}$\n 9b 40MS\/s noise-tolerant dynamic-SAR ADC in 90nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","first-page":"386","article-title":"A 10b 100MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2784762"},{"key":"ref26","author":"murmann","year":"2017","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref25","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s \n$4\\times $\n TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8515210\/08450058.pdf?arnumber=8450058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:48:40Z","timestamp":1643222920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8450058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2862890","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}