{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T06:16:10Z","timestamp":1772777770692,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Scholarship Program named Joint Industry Postgraduate Programme"},{"name":"Singapore Economic Development Board (EDB) and NXP Semiconductors, Singapore"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2863946","type":"journal-article","created":{"date-parts":[[2018,8,21]],"date-time":"2018-08-21T18:53:03Z","timestamp":1534877583000},"page":"2806-2817","source":"Crossref","is-referenced-by-count":38,"title":["A 0.4-V, 0.138-fJ\/Cycle Single-Phase-Clocking Redundant-Transition-Free 24T Flip-Flop With Change-Sensing Scheme in 40-nm CMOS"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8500-3176","authenticated-orcid":false,"given":"Van Loi","family":"Le","sequence":"first","affiliation":[]},{"given":"Juhui","family":"Li","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Low power flip-flop circuit","author":"le","year":"2017"},{"key":"ref11","first-page":"121","article-title":"A 0.18V charge-pumped DFF with 50.8% energy-delay reduction for near-\/sub-threshold circuits","author":"wang","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref14","article-title":"Transmission-gate based flip-flop","author":"markovic","year":"2003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876032"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref4","first-page":"262","article-title":"A 9.7mW AAC-decoding, 620mW H.264 720p 60fps decoding, 8-core media processor with embedded forward-body-biasing and power-gating circuit in 65nm CMOS technology","author":"nomura","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"1636","article-title":"6.33mW MPEG audio decoding on a multimedia processor","author":"ueda","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"ref5","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS","author":"teh","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"197","article-title":"An 82% energy-saving change-sensing flip-flop in 40nm CMOS for ultra-low power applications","author":"le","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref7","first-page":"466","article-title":"A static contention-free single-phase-clocked 24T flip-flop in 45nm for low-power applications","author":"kim","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"527","article-title":"A conditional clocking flip-flop for low power H.264\/MPEG-4 audio\/visual codec LSI","author":"hamada","year":"2005","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223036"},{"key":"ref9","first-page":"232","article-title":"Self-calibrate two-step digital setup\/hold time measurement","author":"zhihong","year":"2010","journal-title":"Proc Int Symp VLSI Design Automat Test"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.668984"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688018"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08443085.pdf?arnumber=8443085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:24:23Z","timestamp":1643196263000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8443085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":22,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2863946","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}