{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:09Z","timestamp":1740132189104,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-2-0015"],"award-info":[{"award-number":["HR0011-13-2-0015"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Systems on Nanoscale Information fabriCs (SONIC), one of the six SRC STARnet Centers, sponsored by MARCO and DARPA"},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2865457","type":"journal-article","created":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T22:45:02Z","timestamp":1536014702000},"page":"2818-2827","source":"Crossref","is-referenced-by-count":3,"title":["A 2.56-mm<sup>2<\/sup> 718GOPS Configurable Spiking Convolutional Sparse Coding Accelerator in 40-nm CMOS"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0115-9630","authenticated-orcid":false,"given":"Chester","family":"Liu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6934-6956","authenticated-orcid":false,"given":"Sung-Gun","family":"Cho","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5963-9018","authenticated-orcid":false,"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"3354","article-title":"Are we ready for autonomous driving? The KITTI vision benchmark suite","author":"geiger","year":"2012","journal-title":"Proc IEEE Int Conf Vis Pattern Recognit (CVPR)"},{"key":"ref31","first-page":"83","article-title":"Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures","author":"panades","year":"2007","journal-title":"Proc IEEE Int Symp Networks-on-Chip (NOCS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2008.2008065"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2010.2050625"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2012.2201491"},{"journal-title":"Fast inference in sparse coding algorithms with applications to object recognition","year":"2010","author":"kavukcuoglu","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231323"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2011.5995393"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2008.03-07-486"},{"key":"ref17","first-page":"61","article-title":"A 6.67 mW sparse coding ASIC enabling on-chip learning and inference","author":"kim","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7299149"},{"journal-title":"Replic Ating Kernels with A Short Stride Allows Sparse Reconstructions with Fewer Independent Kernels","year":"2014","author":"schultz","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref4","first-page":"149","article-title":"Shift-invariant sparse coding for audio classification","author":"grosse","year":"2007","journal-title":"Proc 23rd Conf Uncertainty Artif Intell (UAI)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2333556"},{"key":"ref6","first-page":"603","article-title":"Sparse coding of time-varying natural images","author":"olshausen","year":"2000","journal-title":"Proc Int Conf Independ Compon Anal Blind Source Separat"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2030345"},{"key":"ref8","first-page":"121","article-title":"Sparse encoding of binocular images for depth inference","author":"lundquist","year":"2016","journal-title":"Proc IEEE Southwest Symp Image Anal Interpretation (SSIAI)"},{"key":"ref7","first-page":"226c","article-title":"A 127 mW 1.63 TOPS sparse spatio-temporal cognitive SoC for action classification and motion tracking in videos","author":"lee","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","first-page":"801","article-title":"Efficient sparse coding algorithms","author":"lee","year":"2006","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2006.881969"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1038\/381607a0","article-title":"Emergence of simple-cell receptive field properties by learning a sparse code for natural images","volume":"381","author":"olshausen","year":"1996","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref21","first-page":"246","article-title":"Envision: A 0.26-to-10 TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2759803"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"ref25","first-page":"180","article-title":"A 1.40 mm2 141 mW 898 GOPS sparse neuromorphic processor in 40 nm CMOS","author":"knag","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08453817.pdf?arnumber=8453817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T09:02:20Z","timestamp":1643187740000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8453817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2865457","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}