{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T03:19:14Z","timestamp":1774667954441,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education - Singapore","doi-asserted-by":"publisher","award":["MOE2016-T2-1-150"],"award-info":[{"award-number":["MOE2016-T2-1-150"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/jssc.2018.2865584","type":"journal-article","created":{"date-parts":[[2018,9,6]],"date-time":"2018-09-06T19:23:01Z","timestamp":1536261781000},"page":"2828-2839","source":"Crossref","is-referenced-by-count":92,"title":["Fully Synthesizable PUF Featuring Hysteresis and Temperature Compensation for 3.2% Native BER and 1.02 fJ\/b in 40 nm"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4590-7875","authenticated-orcid":false,"given":"Sachin","family":"Taneja","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9988-367X","authenticated-orcid":false,"given":"Anastacia B.","family":"Alvarez","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4127-8258","authenticated-orcid":false,"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore"}]}],"member":"263","reference":[{"key":"ref31","first-page":"131","article-title":"A statistical test suite for random and pseudorandom number generators for cryptographic applications","author":"rukhin","year":"2010"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063027"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref12","first-page":"239","article-title":"13 fJ\/bit probing-resilient 250 k PUF array with soft darkbit masking for 1.94% bit-error in 22 nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref13","first-page":"1","article-title":"15 fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and \n$140\\times $\n inter\/intra PUF Hamming distance separation in 65 nm","author":"alvarez","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"1","article-title":"A physically unclonable function with BER \n$< 10^{-8}$\n for robust chip authentication using oscillator collapse in 40 nm CMOS","author":"yang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"158","article-title":"Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45 nm smart-card chips","author":"karpinskyy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2586498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870303"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref19","first-page":"301","article-title":"A fully-synthesizable C-element based PUF featuring temperature variation compensation with native 2.8% BER, 1.02 fJ\/b at 0.8&#x2013;1.0 V in 40 nm","author":"taneja","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010767"},{"key":"ref4","year":"2016","journal-title":"SmartMX2 P60-Step-Up! Secure MCU"},{"key":"ref27","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref3","year":"2017","journal-title":"SmartFusion2 SoC FPGA PB0115 Product Brief V26"},{"key":"ref6","year":"2017","journal-title":"Intrinsic ID PUF IP"},{"key":"ref29","author":"narendra","year":"2011","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref5","year":"2017"},{"key":"ref8","year":"2014","journal-title":"ICTK PUF IP"},{"key":"ref7","year":"2013","journal-title":"Verayo PUF IP"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref9","year":"2016","journal-title":"Invia PUF IP"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref20","first-page":"140","article-title":"A stochastic all-digital weak physically unclonable function for analog\/mixed-signal applications","author":"bryant","year":"2017","journal-title":"Proc IEEE Int Symp Hardw -Oriented Secur Trust (HOST)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41395-7"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2370531"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_12"},{"key":"ref26","author":"allen","year":"2012","journal-title":"CMOS Analog Circuit Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674841"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8470270\/08456830.pdf?arnumber=8456830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T17:32:03Z","timestamp":1745947923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8456830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2865584","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}