{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:25Z","timestamp":1774720405490,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MARCO and DARPA through Systems on Nanoscale Information fabriCs (SONIC)\u2014one of the six STARnet Centers"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jssc.2018.2869150","type":"journal-article","created":{"date-parts":[[2018,10,3]],"date-time":"2018-10-03T18:26:51Z","timestamp":1538591211000},"page":"158-172","source":"Crossref","is-referenced-by-count":183,"title":["An Always-On 3.8 <inline-formula> \n                     <tex-math notation=\"LaTeX\">$\\mu$ <\/tex-math>\n                  <\/inline-formula>J\/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0327-1813","authenticated-orcid":false,"given":"Daniel","family":"Bankman","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6684-7069","authenticated-orcid":false,"given":"Lita","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0136-8232","authenticated-orcid":false,"given":"Bert","family":"Moons","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3495-9263","authenticated-orcid":false,"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3417-8782","authenticated-orcid":false,"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351255"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112386"},{"key":"ref35","first-page":"30c","article-title":"A 3.43TOPS\/W 48.9pJ\/pixel 50.1nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS","author":"buhler","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref12","author":"krizhevsky","year":"2009","journal-title":"Learning multiple layers of features from tiny images"},{"key":"ref13","author":"courbariaux","year":"2016","journal-title":"Binarized neural networks Training deep neural networks with weights and activations constrained to +1 or ?1"},{"key":"ref14","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2015.7421361"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref17","first-page":"488","article-title":"Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications","author":"biswas","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref19","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","author":"ioffe","year":"2015","journal-title":"Batch Normalization Accelerating Deep Network Training by Reducing Internal Covariate Shift"},{"key":"ref4","author":"hannun","year":"2014","journal-title":"Deep speech Scaling up end-to-end speech recognition"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"ref3","author":"he","year":"2015","journal-title":"Deep residual learning for image recognition"},{"key":"ref6","article-title":"An on-device deep neural network for face detection","volume":"1","year":"2017","journal-title":"Mach Learn Appl"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref5","article-title":"Hey Siri: An on-device DNN-powered voice trigger for apple’s personal assistant","volume":"1","year":"2017","journal-title":"Mach Learn Appl"},{"key":"ref8","author":"franklin","year":"2017","journal-title":"NVIDIA Jetson TX2 Delivers Twice the Intelligence to the Edge"},{"key":"ref7","author":"howard","year":"2017","journal-title":"Mobilenets Efficient convolutional neural networks for mobile vision applications"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref9","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst 25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref22","first-page":"1","article-title":"Binar-Eye: An always-on energy-accuracy-scalable binary CNN processor with all memory on chip in 28nm CMOS","author":"moons","year":"2018","journal-title":"Proc Custom Integr Circuits Conf (CICC)"},{"key":"ref21","first-page":"222","article-title":"An always-on \n$3.8\\mu\\text{j}$\n\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","author":"graham","year":"2014","journal-title":"Fractional Max-Pooling"},{"key":"ref23","author":"karpathy","year":"2011","journal-title":"Lessons learned from manually classifying cifar-10"},{"key":"ref26","author":"umuroglu","year":"2016","journal-title":"FINN A framework for fast scalable binarized neural network inference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8613098\/08480105.pdf?arnumber=8480105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:40Z","timestamp":1657745920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8480105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2869150","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}