{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T02:14:17Z","timestamp":1769825657860,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jssc.2018.2874040","type":"journal-article","created":{"date-parts":[[2018,10,19]],"date-time":"2018-10-19T18:47:24Z","timestamp":1539974844000},"page":"29-42","source":"Crossref","is-referenced-by-count":78,"title":["A 112 Gb\/s PAM-4 56 Gb\/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5599-2997","authenticated-orcid":false,"given":"Jihwan","family":"Kim","sequence":"first","affiliation":[]},{"given":"Ajay","family":"Balankutty","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0805-2692","authenticated-orcid":false,"given":"Rajeev K.","family":"Dokania","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0628-9138","authenticated-orcid":false,"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[]},{"given":"Hyung Seok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sandipan","family":"Kundu","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Skyler","family":"Weaver","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Frank","family":"O'Mahony","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740268"},{"key":"ref11","first-page":"116","article-title":"A 64Gb\/s PAM-4 transmitter with 4-Tap FFE and 2.26pJ\/b energy efficiency in 28nm CMOS FDSOI","author":"steffan","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"118","article-title":"A 1.8 pJ\/b 56 Gb\/s PAM-4 transmitter with fractionally spaced FFE in 14 nm CMOS","author":"dickson","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"ref15","year":"2017","journal-title":"CEI-56G-LR-PAM4 Long Reach Interface"},{"key":"ref16","year":"2018","journal-title":"IEEE P802 3bs 400 Gb\/s Ethernet Task Force"},{"key":"ref17","first-page":"102","article-title":"A 112 Gb\/s PAM-4 transmitter with 3-Tap FFE in 10 nm CMOS","author":"kim","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"29.1.1","article-title":"A 10 nm high performance and low-power CMOS technology featuring \n$3^{rd}$\n generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594283"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2877172"},{"key":"ref27","first-page":"458","article-title":"A 2.6 mW 370 MHz-to-2.5 GHz open-loop quadrature clock generator","author":"kim","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"108","article-title":"A fully adaptive 19-to-56 Gb\/s PAM-4 wireline transceiver with a configurable ADC in 16 nm FinFET","author":"upadhyaya","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref29","year":"2016","journal-title":"CEI-56G-VSR-NRZ Short Reach Interface"},{"key":"ref5","first-page":"112","article-title":"A 4.9 pJ\/b 16-to-64 Gb\/s PAM-4 VSR transceiver in 28 nm FDSOI CMOS","author":"depaoli","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref2","year":"2018","journal-title":"IEEE International Solid-State Circuits Conference 2016 Technology Trends"},{"key":"ref9","first-page":"64","article-title":"A 56 Gb\/s NRZ-electrical 247 mW\/lane serial-link transceiver in 28 nm CMOS","author":"shibasaki","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","year":"2018","journal-title":"Cisco Visual Networking Index Global Mobile Data Traffic Forecast Update"},{"key":"ref20","first-page":"1","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref21","first-page":"104","article-title":"A 112 Gb\/S 2.6 pJ\/b 8-Tap FFE PAM-4 SST TX in 14 nm CMOS","author":"menolfi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162912"},{"key":"ref23","first-page":"98","article-title":"An on-die all-digital delay measurement circuit with 250 fs accuracy","author":"mansuri","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299273"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8613098\/08500752.pdf?arnumber=8500752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:40Z","timestamp":1657745920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8500752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2874040","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}