{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:57:30Z","timestamp":1777658250812,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jssc.2018.2875091","type":"journal-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T01:52:16Z","timestamp":1541469136000},"page":"18-28","source":"Crossref","is-referenced-by-count":44,"title":["A Fully Adaptive 19\u201358-Gb\/s PAM-4 and 9.5\u201329-Gb\/s NRZ Wireline Transceiver With Configurable ADC in 16-nm FinFET"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4746-3382","authenticated-orcid":false,"given":"Parag","family":"Upadhyaya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi Fung","family":"Poon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8843-7175","authenticated-orcid":false,"given":"Siok Wei","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9925-6852","authenticated-orcid":false,"given":"Junho","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arianne","family":"Roldan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenfeng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Namkoong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toan","family":"Pham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Winson","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2330-8529","authenticated-orcid":false,"given":"Hongtao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nakul","family":"Narang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kee Hian","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoff","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4336-9751","authenticated-orcid":false,"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2877172"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"ref13","first-page":"1","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM 4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref16","first-page":"62","article-title":"A 10 Gb\/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65 nm CMOS","author":"shafik","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW \n$64\\times$\n interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"1","article-title":"Design techniques for 32.75 Gb\/s and 56 Gb\/s wireline transceivers in 16 nm FinFET","author":"turker","year":"2017","journal-title":"Proc IEEE Symp (CSICS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870287"},{"key":"ref6","first-page":"62","article-title":"A 40\/50\/100 Gb\/s PAM-4 Ethernet transceiver in 28 nm CMOS","author":"gopalakrishanan","year":"2016","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref8","first-page":"1","article-title":"A fully-adaptive wideband 0.5–32.75 Gb\/s FPGA transceiver in 16 nm FinFET CMOS technology","author":"upadhyaya","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits Dig"},{"key":"ref7","first-page":"28","article-title":"A 32 Gb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28 nm CMOS","author":"parikh","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref1","year":"2016","journal-title":"CEI-56G-LR-PAM4 Long Reach Implementation Agreement Draft Text"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8613098\/08519759.pdf?arnumber=8519759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:40Z","timestamp":1657745920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8519759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2875091","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}