{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:21Z","timestamp":1774966941580,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2016R1E1A1A02922127"],"award-info":[{"award-number":["2016R1E1A1A02922127"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/jssc.2018.2878814","type":"journal-article","created":{"date-parts":[[2018,11,14]],"date-time":"2018-11-14T19:59:01Z","timestamp":1542225541000},"page":"463-475","source":"Crossref","is-referenced-by-count":9,"title":["12-Gb\/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling With No Data Overhead and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8110-2310","authenticated-orcid":false,"given":"Yeonho","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yoonjae","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[]},{"given":"Sewook","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Sang-Geun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Jaehun","family":"Jun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2014","journal-title":"MIPI alliance specification for C-PHY version 1 0"},{"key":"ref11","first-page":"182","article-title":"A pin-efficient 20.83 Gb\/s\/wire 0.94 pJ\/bit forwarded clock CNRZ-5-coded SerDes up to 12 mm for MCM packages in 28 nm CMOS","author":"shokrollahi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"17","article-title":"Flexible flat cable for high-speed data transmission","volume":"80","author":"fukuda","year":"2015","journal-title":"SEI Technical Rev"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353795"},{"key":"ref14","first-page":"268","article-title":"A 0.5-to-0.9 V, 3-to-16 Gb\/s, 1.6-to-3.1 pJ\/b wireline transceiver equalizing 27 dB loss at 10 Gb\/s with clock-domain encoding using integrated pulse-width modulation (iPWM) in 65 nm CMOS","author":"ramachandran","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858482"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref5","first-page":"48","article-title":"A 5.67 mW 9 Gb\/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface","author":"baek","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"490","article-title":"12 Gb\/s over four balanced lines utilizing NRZ braid clock signaling with 100% data payload and spread transition scheme for 8 K UHD intra-panel interface","author":"lee","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594077"},{"key":"ref2","first-page":"450","article-title":"A 13.8 mW 3.0 Gb\/s clock-embedded video interface with DLL-based data-recovery circuit","author":"jang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"402","article-title":"A 6 Gb\/s 3-tap FFE transmitter and 5-tap DFE receiver in 65 nm\/\n$0.18~\\mu\\text{m}$\n CMOS for next-generation 8 K displays","author":"hekmat","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.806248"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8629373\/08535024.pdf?arnumber=8535024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:11:28Z","timestamp":1657746688000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8535024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2878814","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}