{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:50:52Z","timestamp":1774720252535,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/jssc.2018.2878836","type":"journal-article","created":{"date-parts":[[2018,11,15]],"date-time":"2018-11-15T21:19:09Z","timestamp":1542316749000},"page":"3540-3552","source":"Crossref","is-referenced-by-count":73,"title":["A Sub-mW Fractional-&lt;inline-formula&gt; \n                     &lt;tex-math notation=\"LaTeX\"&gt;${N}$ &lt;\/tex-math&gt;\n                  &lt;\/inline-formula&gt; ADPLL With FOM of \u2212246 dB for IoT Applications"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0420-4284","authenticated-orcid":false,"given":"Hanli","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dexian","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huy Cu","family":"Ngo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310377"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433512"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref15","first-page":"100","article-title":"A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump","volume":"1","author":"huh","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"472","article-title":"A 0.29 mm2 frequency synthesizer in 40 nm CMOS with 0.19 ps\n$\\rm_{rms}$\n jitter and < ?100dBc reference spur for 802.11ac","author":"hsueh","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref4","first-page":"172","article-title":"An \n$860~\\mu\\text{W}$\n 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (bluetooth smart and zigbee) applications","author":"chillara","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref27","first-page":"1","article-title":"A 28nm CMOS digital fractional-N PLL with ?245.5dB FOM and a frequency tripler for 802.11abgn\/ac radio","author":"gao","year":"2015","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"178c","article-title":"A 0.5 V 1.6 mW 2.4 GHz fractional-N all-digital PLL for Bluetooth LE with PVT-insensitive TDC using switched-capacitor doubler in 28-nm CMOS","author":"kuo","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref6","first-page":"1","article-title":"A 28 nm CMOS digital fractional-N PLL with ?245.5 dB FOM and a frequency tripler for 802.11abgn\/ac radio","author":"gao","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135609"},{"key":"ref5","first-page":"420","article-title":"A \n$673~\\mu\\text{W}$\n 1.8-to-2.5 GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications","author":"he","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref2","first-page":"246","article-title":"A 0.98 mW fractional-N ADPLL using 10 b isolated constant-slope DTC with FOM of ?246 dB for IoT applications in 65 nm CMOS","author":"liu","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref1","first-page":"444","article-title":"An ADPLL-centric bluetooth low-energy transceiver with 2.3 mW interference-tolerant hybrid-loop receiver and 2.9 mW single-point polar transmitter in 65 nm CMOS","author":"liu","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746216"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757335"},{"key":"ref23","first-page":"152","article-title":"A 0.63 ps resolution, 11 b pipeline TDC in \n$0.13~\\mu\\text{m}$\n CMOS","author":"seo","year":"2011","journal-title":"Dig Tech Papers Symp (VLSI Circuits)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8580626\/08536430.pdf?arnumber=8536430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:04:47Z","timestamp":1633921487000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8536430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2878836","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}