{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:17:16Z","timestamp":1772205436892,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007245","name":"Microelectronics Advanced Research Corporation","doi-asserted-by":"publisher","award":["1836.143"],"award-info":[{"award-number":["1836.143"]}],"id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/jssc.2018.2881278","type":"journal-article","created":{"date-parts":[[2018,12,18]],"date-time":"2018-12-18T19:52:01Z","timestamp":1545162721000},"page":"672-684","source":"Crossref","is-referenced-by-count":71,"title":["A 56-Gb\/s PAM4 Receiver With Low-Overhead Techniques for Threshold and Edge-Based DFE FIR- and IIR-Tap Adaptation in 65-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6518-4424","authenticated-orcid":false,"given":"Ashkan","family":"Roshan-Zamir","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2381-6232","authenticated-orcid":false,"given":"Takayuki","family":"Iwai","sequence":"additional","affiliation":[]},{"given":"Yang-Hang","family":"Fan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9248-1416","authenticated-orcid":false,"given":"Ankur","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Hae-Woong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Lee","family":"Sledjeski","sequence":"additional","affiliation":[]},{"given":"John","family":"Hamilton","sequence":"additional","affiliation":[]},{"given":"Soumya","family":"Chandramouli","sequence":"additional","affiliation":[]},{"given":"Arlo","family":"Aude","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6555-1474","authenticated-orcid":false,"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref11","first-page":"114","article-title":"A 32 Gb\/s 133 mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65 nm CMOS","author":"tang","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357009"},{"key":"ref13","first-page":"410","article-title":"A 16 Gb\/s 1 IIR + 1 DT DFE compensating 28 dB loss with edge-based adaptation converging in \n$5~\\mu$\n s","author":"shahramian","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"1","article-title":"A 16\/32 Gb\/s dual-mode NRZ\/PAM4 SerDes in 65 nm CMOS","author":"roshan-zamir","year":"2016","journal-title":"Proc IEEE Compound Semiconductor Integr Circuit Symp (CSICS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.509864"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240223"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231265"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref2","year":"2016","journal-title":"IEEE P802 3bs 200 Gb\/s and 400 Gb\/s Ethernet Task Force"},{"key":"ref1","year":"2016","journal-title":"CEI-56G-VSR_PAM4 Very Short Reach Interface"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402218"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8649832\/08580386.pdf?arnumber=8580386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:42Z","timestamp":1657746522000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8580386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2881278","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}