{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:16:27Z","timestamp":1782969387990,"version":"3.54.5"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/jssc.2018.2884352","type":"journal-article","created":{"date-parts":[[2018,12,20]],"date-time":"2018-12-20T20:00:46Z","timestamp":1545336046000},"page":"821-833","source":"Crossref","is-referenced-by-count":80,"title":["A 56-GS\/s 8-bit Time-Interleaved ADC With ENOB and BW Enhancement Techniques in 28-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9160-0583","authenticated-orcid":false,"given":"Kexu","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guanhua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6977-4317","authenticated-orcid":false,"given":"Qing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salam","family":"Elahmadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ping","family":"Gui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177005"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818568"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2474258"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503579"},{"key":"ref36","first-page":"162c","article-title":"A 6 b 46 GS\/s ADC with >23 GHz BW and sparkle-code error correction","author":"duan","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692914"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993699"},{"key":"ref11","author":"kester","year":"2009","journal-title":"SINAD ENOB SNR THD THD+ N"},{"key":"ref12","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859757"},{"key":"ref14","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW \n$64\\times$\n interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"484","article-title":"A transmitter and receiver for 100 Gb\/s coherent networks with integrated \n$4\\times64$\n GS\/s 8 b ADCs and DACs in 20 nm CMOS","author":"cao","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"1","article-title":"A 56-Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET","author":"frans","year":"2016","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref17","first-page":"1","article-title":"A 31.5-GHz BW 6.4-b ENOB 56-GS\/s ADC in 28 nm CMOS for 224-Gb\/s DP-16 QAM coherent receivers","author":"sun","year":"2018","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094554"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050430"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.yofte.2011.07.008"},{"key":"ref27","author":"willy","year":"2006","journal-title":"Analog Design Essentials"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20162003"},{"key":"ref6","year":"2018","journal-title":"Path to 400 G"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883336"},{"key":"ref5","first-page":"1","article-title":"Hardware requirements for coherent systems beyond 100 G","author":"pfau","year":"2009","journal-title":"Proc 35th Eur Conf Opt Commun"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357105"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref2","first-page":"63","article-title":"Digital coherent receiver technology for 100-Gb\/s optical transport systems","volume":"46","author":"rasmussen","year":"2010","journal-title":"FUJITSU Sci Tech J"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2008.2010511"},{"key":"ref1","first-page":"328","article-title":"A 40 nm CMOS single-chip 50 Gb\/s DP-QPSK\/BPSK transceiver with electronic dispersion compensation for coherent optical channels","author":"crivelli","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"544","article-title":"A 24 GS\/s 6 b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref21","first-page":"390","article-title":"A 40 GS\/s 6 b ADC in 65 nm CMOS","author":"greshishchev","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"1","article-title":"A 12.8 GS\/s time-interleaved SAR ADC with 25 GHz 3 dB ERBW and 4.6 b ENOB","author":"duan","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref23","first-page":"12","article-title":"A 40\/50\/100 Gb\/s PAM-4 Ethernet transceiver in 28 nm CMOS","author":"gopalakrishnan","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/82.554434"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819162"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8649832\/08584458.pdf?arnumber=8584458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:43Z","timestamp":1657746523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8584458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2884352","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}