{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:49:30Z","timestamp":1780444170469,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"FWO, Flanders, Belgium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/jssc.2018.2886324","type":"journal-article","created":{"date-parts":[[2019,1,29]],"date-time":"2019-01-29T20:48:05Z","timestamp":1548794885000},"page":"1059-1073","source":"Crossref","is-referenced-by-count":25,"title":["A 5.5-GHz Background-Calibrated Subsampling Polar Transmitter With \u221241.3-dB EVM at 1024 QAM in 28-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6691-4647","authenticated-orcid":false,"given":"Nereo","family":"Markulic","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4148-7188","authenticated-orcid":false,"given":"Pratap Tumkur","family":"Renukaswamy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5485-1837","authenticated-orcid":false,"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6877-8116","authenticated-orcid":false,"given":"Barend","family":"van Liempd","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4388-7257","authenticated-orcid":false,"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-0203","authenticated-orcid":false,"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417964"},{"key":"ref11","first-page":"215","article-title":"A 5.5 GHz background-calibrated subsampling polar transmitter with ?41.3 dB EVM at 1024 OAM in 28 nm CMOS","author":"markulic","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref14","first-page":"89","article-title":"A 9.2&#x2013;12.7 GHz wideband fractional-N subsampling PLL in 28 nm CMOS with 280 fs RMS jitter","author":"raczkowski","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref18","first-page":"83","article-title":"A 9.1&#x2013;12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction","author":"hershberg","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937591"},{"key":"ref28","volume":"761","author":"van den bosch","year":"2013","journal-title":"Static and Dynamic Performance Limitations for High Speed D\/A Converters"},{"key":"ref4","first-page":"218","article-title":"A digital multimode polar transmitter supporting 40 MHz LTE carrier aggregation in 28 nm CMOS","author":"fulde","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16 psrms-jitter, ?246.8dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596786"},{"key":"ref6","first-page":"226","article-title":"2.4 GHz WLAN digital polar transmitter with synthesized digital-to-time converter in 14 nm trigate\/FinFET technology for IoT and wearable applications","author":"madoglio","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163469"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2155790"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746361"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185555"},{"key":"ref1","year":"2017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852020"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2309086"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473680"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.972151"},{"key":"ref26","first-page":"258","article-title":"A dividerless reference-sampling RF PLL with ?253.3 dB jitter FOM and < ?67 dBc reference spurs","author":"sharma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"256","article-title":"A 0.01 mm\n$^{2}$\n 4.6-to-5.6 GHz sub-sampling type-I frequency synthesizer with ?254 dB FOM","author":"sharkia","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8674728\/08629048.pdf?arnumber=8629048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:12Z","timestamp":1657746792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8629048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2886324","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}