{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:40:16Z","timestamp":1780634416777,"version":"3.54.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/jssc.2018.2886350","type":"journal-article","created":{"date-parts":[[2019,1,3]],"date-time":"2019-01-03T19:47:57Z","timestamp":1546544877000},"page":"1074-1085","source":"Crossref","is-referenced-by-count":103,"title":["An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3511-3526","authenticated-orcid":false,"given":"Sudhir K.","family":"Satpathy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1344-7533","authenticated-orcid":false,"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4220-3346","authenticated-orcid":false,"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"ref38","first-page":"527","article-title":"A 128-bit chip identification generating scheme exploiting SRAM bitcells with failure rate of \n$4.45\\times10^{-19}$","author":"okumura","year":"2011","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560287"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502375"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref30","first-page":"278","article-title":"A 0.19 pJ\/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22 nm CMOS","author":"mathew","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696222"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310218"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"ref34","first-page":"76","article-title":"A chip-ID generating circuit for dependable LSI using random address errors on embedded SRAM and on-chip memory BIST","author":"fujiwara","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography1010003"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865541"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243832"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref14","first-page":"254","article-title":"A physically unclonable function with BER <\n$10^{-8}$\n for robust chip authentication using oscillator collapse in 40 nm CMOS","author":"yang","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855586"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910965"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920327"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581579"},{"key":"ref4","first-page":"132","article-title":"A 445 \n$\\text{F}^{2}$\n leakage-based physically unclonable function with lossless stabilization through remapping for IoT security","author":"lee","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.19"},{"key":"ref3","first-page":"250c","article-title":"A \n$3.07~\\mu\\text{m}^{2}$\n\/bitcell physically unclonable function with 3.5% and 1% bit-instability across 0 to 80 &#x00C2;&#x00B0;C and 0.6 to 1.2 V in a 65 nm CMOS","author":"li","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","first-page":"171","article-title":"A 28 nm integrated true random number generator harvesting entropy from MRAM","author":"yang","year":"2018","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513106"},{"key":"ref5","first-page":"280","article-title":"A 23 Mb\/s 23 pJ\/b fully synthesized true-random-number generator in 28 nm and 65 nm CMOS","author":"yang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"ref7","first-page":"216","article-title":"A true random number generator using time-dependent dielectric breakdown","author":"liu","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502369"},{"key":"ref1","first-page":"256","article-title":"15fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140\n$\\times$\n inter\/intra PUF Hamming distance separation in 65 nm","author":"alvarez","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"248c","article-title":"A robust ?40 to 120&#x00B0;C all-digital true random number generator in 40 nm CMOS","author":"yang","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref22","first-page":"144","article-title":"8 Mb\/s 28 Mb\/mJ robust true-random-number generator in 65 nm CMOS based on differential ring oscillator with feedback resistors","author":"kim","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","first-page":"239","article-title":"A 13 fJ\/bit probing-resilient 250 K PUF array with soft dark-bit masking for 1.94% bit-error in 22 nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28628-8_30"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681809"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"1022","DOI":"10.1109\/JSSC.2016.2519383","article-title":"An all-digital edge racing true random number generator robust against PVT variations","volume":"51","author":"yang","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558490"},{"key":"ref44","first-page":"12t","article-title":"A 14 nm SoC platform technology featuring \n$2^{nd}$\n generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and \n$0.0499~\\mu\\text{m}^{2}$\n SRAM cells, optimized for low power, high performance and high density SoC products","author":"jan","year":"2015","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref26","first-page":"1","article-title":"An efficient reliable PUF-based cryptographic key generator in 65 nm CMOS","author":"bhargava","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref43","first-page":"37","article-title":"Iterating Von Neumann&#x2019;s post-processing under hardware constraints","author":"ro\u017ei?","year":"2016","journal-title":"Proc IEEE Int Symp Hardw -Oriented Secur Trust (HOST)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8674728\/08600398.pdf?arnumber=8600398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:11Z","timestamp":1657746791000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8600398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2886350","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}