{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T16:47:57Z","timestamp":1791046077970,"version":"4.1.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","doi-asserted-by":"publisher","award":["055\/2012\/A2"],"award-info":[{"award-number":["055\/2012\/A2"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2017-00192-FST"],"award-info":[{"award-number":["MYRG2017-00192-FST"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/jssc.2018.2888872","type":"journal-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T21:11:23Z","timestamp":1546981883000},"page":"1161-1172","source":"Crossref","is-referenced-by-count":83,"title":["A 550-$\\mu$ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental $\\Sigma\\Delta$  ADC With 256 Clock Cycles in 65-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8613-8689","authenticated-orcid":false,"given":"Biao","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9346-8291","authenticated-orcid":false,"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seng-Pan","family":"U.","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8596-7824","authenticated-orcid":false,"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048493"},{"key":"ref11","first-page":"24","article-title":"A 35 \n$\\mu$\nW 96.8dB SNDR 1 kHz BW multi-step incremental ADC using multi-slope extended counting with a single integrator","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","first-page":"205","article-title":"A 1.25 MS\/s two-step incremental ADC with 100dB DR and 110dB SFDR","author":"katayama","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref13","first-page":"207","article-title":"A 550 \n$\\mu$\nW 20 kHz BW 100.8 DB SNDR linear-exponential multi-bit incremental converter with 256-cycles in 65 nm CMOS","author":"wang","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.826202"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022298"},{"key":"ref16","first-page":"85","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref27","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref3","first-page":"389","article-title":"An incremental ADC sensor interface with input switch-less integrator featuring 220-nVrms resolution with ±30-mV input range","author":"bonizzoni","year":"2012","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref6","first-page":"371","article-title":"A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming \n$280~\\mu$\n W and 3.3-V supply","author":"liu","year":"2013","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278737"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.663805"},{"key":"ref7","first-page":"236","article-title":"A 1.1 mW 200kS\/s incremental \n$\\Delta\\Sigma$\n ADC with a DR of 91.5 dB using integrator slicing for dynamic power reduction","author":"vogelmann","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.902758"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873891"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206509"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413842"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2693921"},{"key":"ref24","first-page":"238","article-title":"A \n$280~\\mu$\nW dynamic-zoom ADC with 120 dB DR and 118 dB SNDR in 1 kHz BW","author":"karmakar","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418892"},{"key":"ref26","first-page":"280","article-title":"An 18-bit 2MS\/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with ?107dB THD at 100 kHz","author":"hummerston","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref25","first-page":"238","article-title":"A signal-independent background-calibrating 20 b 1 MS\/s SAR ADC with 0.3 ppm INL","author":"li","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8674728\/08605509.pdf?arnumber=8605509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T17:13:12Z","timestamp":1657732392000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8605509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2888872","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}