{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:25:09Z","timestamp":1772645109915,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/jssc.2018.2889106","type":"journal-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T19:53:07Z","timestamp":1547063587000},"page":"1029-1038","source":"Crossref","is-referenced-by-count":32,"title":["Logic Process Compatible 40-nm 16-Mb, Embedded Perpendicular-MRAM With Hybrid-Resistance Reference, Sub-$\\mu$  A Sensing Resolution, and 17.5-nS Read Access Time"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1511-2366","authenticated-orcid":false,"given":"Yi-Chun","family":"Shih","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Fu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-An","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Hao","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hon-Jarn","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Lin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ku-Feng","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ta-Ching","family":"Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Chang","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harry H. L.","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"198","article-title":"A 40 nm split gate embedded flash macro with flexible 2-in-1 architecture, code memory with 140 MHz read speed and data memory with 1 M cycles endurance","author":"yu","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref11","first-page":"478","article-title":"An N40 256K\n$\\times44$\n embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"ref13","first-page":"216","article-title":"Time-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS","author":"jefremow","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"480","article-title":"A 1 Mb 28 nm STT-MRAM with 2.8 ns read access time at 1.2 V VDD using single-cap offset-cancelled sense amplifier and in-situ self-write-termination","author":"qing","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"482","article-title":"A 28 nm 32 Kb embedded 2T2MTJ STT-MRAM macro with 1.3 ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"1","article-title":"A fully-functional 90 nm 8 Mb STT MRAM demonstrator featuring trimmed, reference cell-based sensing","author":"debrosse","year":"2015","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref17","first-page":"224","article-title":"Cycling endurance optimization scheme for 1 Mb STT-MRAM in 40 nm technology","author":"yu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"1","article-title":"Reliability study of perpendicular STT-MRAM as emerging embedded memory qualified for reflow soldering at 260°C","author":"shih","year":"2017","journal-title":"IEEE VLSI Tech Symposium (VLSI)"},{"key":"ref3","first-page":"1","article-title":"A 3.3 ns-access-time \n$71.2~\\mu\\text{W}$\n\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"1","article-title":"Demonstration of fully functional 8 Mb perpendicular STT-MRAM chips with sub-5 ns writing for non-volatile embedded memories","author":"jan","year":"2014","journal-title":"IEEE VLSI Tech Symposium (VLSI)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409770"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838501"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998171"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510672"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref9","first-page":"11.1.1","article-title":"First demonstration of FinFET split-gate MONOS for high-speed and highly-reliable embedded flash in 16\/14 nm-node and beyond","author":"tsuda","year":"2016","journal-title":"IEDM Tech Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8674728\/08606242.pdf?arnumber=8606242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:12Z","timestamp":1657746792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8606242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2889106","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}