{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:08:02Z","timestamp":1774966082699,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/jssc.2018.2889680","type":"journal-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T19:38:20Z","timestamp":1547840300000},"page":"646-658","source":"Crossref","is-referenced-by-count":77,"title":["A 1-GS\/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5682-8737","authenticated-orcid":false,"given":"Jorge","family":"Lagos","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-2589","authenticated-orcid":false,"given":"Benjamin Poris","family":"Hershberg","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5485-1837","authenticated-orcid":false,"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4388-7257","authenticated-orcid":false,"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-0203","authenticated-orcid":false,"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2808244"},{"key":"ref11","first-page":"156","article-title":"A 14.6-mW 12-b 800-MS\/s \n$4\\times$\n-time-interleaved pipelined SAR ADC achieving 60.8 dB SNDR with Nyquist input and sampling timing skew of 60 fsrms without calibration","author":"lien","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164301"},{"key":"ref13","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1049\/PBCS026E","author":"ali","year":"2016","journal-title":"High Speed Data Converter Techniques"},{"key":"ref15","author":"harpe","year":"2014","journal-title":"High-Performance AD and DA Converters IC Design in Scaled Technologies and Time-Domain Signal Processing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref17","first-page":"94c","article-title":"A 75.9 dB-SNDR 2.96 mW 29 fJ\/conv-step ringamp-only pipelined ADC","author":"hershberg","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref4","first-page":"1","article-title":"An 800-MS\/s 10-b\/13-b receiver for 10GBASE-T Ethernet in 28 nm CMOS","author":"mulder","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"9.1.1","article-title":"A 16 nm FinFET CMOS technology for mobile SoC and computing applications","author":"wu","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref3","first-page":"466","article-title":"A 4 GS\/s 13 b pipelined ADC with capacitor and amplifier sharing in 16 nm CMOS","author":"wu","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063038"},{"key":"ref8","first-page":"276","article-title":"A 13 b 4 GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC","author":"vaz","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"206","article-title":"A 14-bit 2.5 GS\/s and 5 GS\/s RF sampling ADC with background calibration and dither","author":"ali","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747128"},{"key":"ref9","first-page":"464","article-title":"A 4 GS\/s time-interleaved RF ADC in 65 nm CMOS with 4 GHz input bandwidth","author":"straayer","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008562"},{"key":"ref22","article-title":"A single-channel, 600-MS\/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS","author":"lagos","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","first-page":"96c","article-title":"A single-channel, 600 MS\/s, 12bit, ringamp-based pipelined ADC in 28 nm CMOS","author":"lagos","year":"2017","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","first-page":"1","article-title":"A 200 MS\/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier","author":"chen","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357056"},{"key":"ref26","first-page":"8","article-title":"Moore’s law: A path going forward","author":"holt","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","author":"carusone","year":"2011","journal-title":"Analog Integrated Circuit Design"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8649832\/08618444.pdf?arnumber=8618444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:42Z","timestamp":1657746522000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2889680","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}