{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:59:35Z","timestamp":1767085175410,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/jssc.2019.2894367","type":"journal-article","created":{"date-parts":[[2019,2,9]],"date-time":"2019-02-09T01:34:50Z","timestamp":1549676090000},"page":"1669-1681","source":"Crossref","is-referenced-by-count":9,"title":["A Low-Power Bidirectional Link With a Direct Data-Sequencing Blind Oversampling CDR"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0383-1929","authenticated-orcid":false,"given":"Sudip","family":"Shekhar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4269-9086","authenticated-orcid":false,"given":"Rajesh","family":"Inti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Jaussi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Chien","family":"Hsueh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bryan K.","family":"Casper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"168","article-title":"A 5Gb\/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65 nm CMOS","author":"yamaguchi","year":"2010","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref32","first-page":"364","article-title":"A 1.296-to-5.184Gb\/s transceiver with 2.4 mW\/(Gb\/s) burst-mode CDR using dual-edge injection-locked oscillator","author":"maruko","year":"2010","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2786716"},{"key":"ref30","first-page":"346","article-title":"A 0.5-to-0.75 V, 3-to-8 Gbps\/lane, 385-to-790 fJ\/b, bi-directional, quad-lane forwarded-clock transceiver in 22 nm CMOS","author":"inti","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2645738"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433824"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870476"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658406"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027509"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.962288"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2010.2041326"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905234"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870475"},{"key":"ref18","first-page":"272","article-title":"A 7.8 Gb\/s\/pin 1.96 pJ\/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces","author":"lee","year":"2018","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.375953"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2858197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279052"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380644"},{"key":"ref3","first-page":"350","article-title":"A 1.2–5Gb\/s 1.4–2pJ\/b serial link in 22 nm CMOS with a direct data-sequencing blind oversampling CDR","author":"shekhar","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433825"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref2","first-page":"398","article-title":"A 16 Mb\/s-to-8 Gb\/s 14.1-to-5.9 pJ\/b source synchronous transceiver using DVFS and rapid on\/off in 65 nm CMOS","author":"shu","year":"2016","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348556"},{"journal-title":"MIPI Alliance Specifications Overview","year":"2018","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1252801"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908714"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905233"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942117"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.911791"},{"key":"ref26","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2012","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8721577\/08637751.pdf?arnumber=8637751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:17Z","timestamp":1657745417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8637751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":37,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2894367","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}