{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:21Z","timestamp":1740132201732,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SK Hynix Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/jssc.2019.2899720","type":"journal-article","created":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T22:39:01Z","timestamp":1552430341000},"page":"1812-1823","source":"Crossref","is-referenced-by-count":4,"title":["A Reference-Free Temperature-Dependency-Compensating Readout Scheme for Phase-Change Memory Using Flash-ADC-Configured Sense Amplifiers"],"prefix":"10.1109","volume":"54","author":[{"given":"Dong-Hwan","family":"Jin","sequence":"first","affiliation":[]},{"given":"Ji-Wook","family":"Kwon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1858-1416","authenticated-orcid":false,"given":"Min-Jae","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Mi-Young","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Min-Chul","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Seok-Joon","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Jung-Hyuk","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Taek-Seung","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3955"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574617"},{"key":"ref12","first-page":"1","article-title":"Full chip integration of 3-D cross-point ReRAM with leakage-compensating write driver and disturbance-aware sense amplifier","author":"lee","year":"2016","journal-title":"Proc IEEE VLSI Circuits Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2396522"},{"key":"ref14","first-page":"42","article-title":"A \n$0.13\\mu\\text{m}$\n 8Mb logic based Cux SiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582111"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref17","first-page":"316","article-title":"A 1.2 V 20 nm 307 GB\/s HBM DRAM with at-speed wafer-level IO test scheme and adaptive refresh considering temperature distribution","author":"sohn","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.40"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.03.005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"ref3","first-page":"1","article-title":"A stackable cross point phase change memory","author":"kau","year":"2009","journal-title":"Proc IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998189"},{"key":"ref5","first-page":"240t","article-title":"Performance of threshold switching in chalcogenide glass for 3D stackable selector","author":"kim","year":"2013","journal-title":"Proc IEEE VLSI Technol Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998208"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223716"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2014.7060836"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.2773688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2015.2484919"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2016.28"},{"key":"ref22","first-page":"482","article-title":"A 28 nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"478","article-title":"An N40 256K\n$\\mu$\n—44 embedded RRAM macro with SL-Precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939072"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8721577\/08665924.pdf?arnumber=8665924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:07Z","timestamp":1657745227000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8665924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2899720","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}