{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:43:05Z","timestamp":1773247385370,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003382","name":"Core Research for Evolutional Science and Technology","doi-asserted-by":"publisher","award":["JPMJCR1532"],"award-info":[{"award-number":["JPMJCR1532"]}],"id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/jssc.2019.2900866","type":"journal-article","created":{"date-parts":[[2019,3,13]],"date-time":"2019-03-13T19:14:16Z","timestamp":1552504456000},"page":"1800-1811","source":"Crossref","is-referenced-by-count":19,"title":["3-D NAND Flash Value-Aware SSD: Error-Tolerant SSD Without ECCs for Image Recognition"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1319-4647","authenticated-orcid":false,"given":"Yoshiaki","family":"Deguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0746-4807","authenticated-orcid":false,"given":"Toshiki","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsuna","family":"Hayakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9345-6503","authenticated-orcid":false,"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"161","article-title":"Word-line batch \n$\\text{V}\\rm_{th}$\n modulation of TLC NAND flash memories for both write-hot and cold data","author":"deguchi","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998173"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref30","first-page":"1","article-title":"A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","author":"im","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.574"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref11","first-page":"196","article-title":"A 512Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology","author":"yamashita","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"202","article-title":"A 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223670"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150306"},{"key":"ref15","first-page":"1","article-title":"Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory","author":"choi","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268420"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939070"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939074"},{"key":"ref28","year":"2019","journal-title":"OpenFace"},{"key":"ref4","first-page":"138","article-title":"A 128 Gb 2b\/cell NAND flash memory in 14 nm technology with tPROG=640 \n$\\mu\\text{s}$\n and 800 MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993687"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658450"},{"key":"ref29","first-page":"436","article-title":"128 Gb 3b\/cell NAND Flash Memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref5","first-page":"1","article-title":"Scaling challenges in NAND flash device toward 10nm technology","author":"lee","year":"2012","journal-title":"Proc 4th IEEE Int Memory Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757419"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2697000"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275655"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325933"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FE01"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2602359"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062965"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8721577\/08667068.pdf?arnumber=8667068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:07Z","timestamp":1657745227000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2900866","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}