{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T08:10:57Z","timestamp":1771488657543,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/jssc.2019.2904884","type":"journal-article","created":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T23:21:03Z","timestamp":1558480863000},"page":"2049-2058","source":"Crossref","is-referenced-by-count":47,"title":["A 2.5\u20135.75-GHz Ring-Based Injection-Locked Clock Multiplier With Background-Calibrated Reference Frequency Doubler"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-8585","authenticated-orcid":false,"given":"Ahmed","family":"Elkholy","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Coombs","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0339-5792","authenticated-orcid":false,"given":"Romesh Kumar","family":"Nandwana","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elmallah","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref35","first-page":"494","article-title":"A 2.5 GHz injection-locked ADPLL with 197 fsrms integrated jitter and ?65 dBc reference spur using time-division dual calibration","author":"kim","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598278"},{"key":"ref11","first-page":"256","article-title":"A 0.01 mm2 4.6-to-5.6 GHz sub-sampling type-I frequency synthesizer with ?254 dB FOM","author":"sharkia","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref17","first-page":"466","article-title":"A 4.6 GHz MDLL with ?46 dBc reference spur and aperture position tuning","author":"ali","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref28","author":"sayed","year":"2011","journal-title":"Adaptive Filters"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref27","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3 psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","author":"coombs","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385756"},{"key":"ref6","first-page":"1","article-title":"A 8.125&#x2013;15.625 Gb\/s SerDes using a sub-sampling ring-oscillator phase-locked loop","author":"vamvakos","year":"2014","journal-title":"Proc IEEE Custom Int Circuits Conf (CICC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref5","first-page":"253","article-title":"A ring-VCO-based sub-sampling PLL CMOS circuit with ?119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2017.7969029"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2579159"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref1","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref22","first-page":"472","article-title":"A 0.29 mm2 frequency synthesizer in 40 nm CMOS with 0.19 psrms jitter and <?100 dBc reference spur for 802.11ac","author":"hsueh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","first-page":"110","article-title":"A low spur fractional-N digital PLL for 802.11 a\/b\/g\/n\/ac with 0.19 psrms jitter","author":"yao","year":"2011","journal-title":"Proc IEEE VLSI Circuits Symp Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313832"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313908"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734910"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746268"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8746734\/08691469.pdf?arnumber=8691469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:44:38Z","timestamp":1657745078000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8691469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2904884","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}