{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:06Z","timestamp":1774738326478,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1763761"],"award-info":[{"award-number":["CCF-1763761"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["DGE-1069104"],"award-info":[{"award-number":["DGE-1069104"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/jssc.2019.2914361","type":"journal-article","created":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T04:12:56Z","timestamp":1558757576000},"page":"2777-2785","source":"Crossref","is-referenced-by-count":34,"title":["An Energy-Efficient One-Shot Time-Based Neural Network Accelerator Employing Dynamic Threshold Error Correction in 65 nm"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1209-0395","authenticated-orcid":false,"given":"Luke R.","family":"Everson","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8334-0312","authenticated-orcid":false,"given":"Muqing","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1753-0812","authenticated-orcid":false,"given":"Nakul","family":"Pande","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4194-1347","authenticated-orcid":false,"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614599"},{"key":"ref13","first-page":"273","article-title":"A 104.8 TOPS\/W one-shot time-based neuromorphic chip employing dynamic threshold error correction in 65 nm","author":"everson","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8628-0"},{"key":"ref15","author":"tsividis","year":"1999","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref4","first-page":"250","article-title":"14.7 A \n$288~\\mu\\text{W}$\n programmable deep-learning processor with 270KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref6","first-page":"418","article-title":"24.2 A 2.5 GHz 7.7 TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40 nm","author":"lee","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref8","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc NIPS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993627"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844126"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/4\/8847474\/8718342-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8847474\/08718342.pdf?arnumber=8718342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:15Z","timestamp":1657745415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8718342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2914361","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}