{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:15:12Z","timestamp":1778170512714,"version":"3.51.4"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"United Microelectronics Corporation"},{"name":"Taiwan Semiconductor Research Institute"},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/jssc.2019.2915577","type":"journal-article","created":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T00:43:33Z","timestamp":1560213813000},"page":"2743-2753","source":"Crossref","is-referenced-by-count":32,"title":["A 28-nm 320-Kb TCAM Macro Using Split-Controlled Single-Load 14T Cell and Triple-Margin Voltage Sense Amplifier"],"prefix":"10.1109","volume":"54","author":[{"given":"Cheng-Xin","family":"Xue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Cheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Hsien","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ju","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4033-8893","authenticated-orcid":false,"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"314","article-title":"A 28 nm 256 Kb 6T-SRAM with 280 mV improvement in VMIN using a dual-split-control assist Scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","article-title":"System and measuring access time of embedded memories","author":"sung","year":"2002"},{"key":"ref31","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744836"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref34","first-page":"104c","article-title":"1 Mb \n$0.41~\\mu\\text{m}^{2}~2\\text{T}$\n-2R cell nonvolatile TCAM with two bit encoding and clocked self-referenced sensing","author":"li","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914330"},{"key":"ref11","first-page":"390","article-title":"An adaptively dividable dual-ported BiTCAM for virus detection processors in mobile devices","author":"wang","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872719"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref14","first-page":"388","article-title":"A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS","author":"chang","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"210","article-title":"A 0.6 V 45 nm adaptive dual-rail SRAM compiler circuit design for lower VDD_min VLSIs","author":"yamauchi","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref18","first-page":"328","article-title":"A 65 nm 8T sub-VT SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref3","first-page":"240","article-title":"A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","author":"nii","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/JSSC.2002.806264","article-title":"a ternary content-addressable memory (tcam) based on 4t static storage and including a current-race sensing scheme","volume":"38","author":"arsovski","year":"2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602218"},{"key":"ref2","first-page":"274","article-title":"1.8 Mbit\/mm2 ternary-CAM macro with 484 ps search access time in 16 nm Fin-FET bulk CMOS technology","author":"tsukamoto","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref1","first-page":"212","article-title":"1.4Gsearch\/s 2-Mb\/mm2 TCAM using two-phase-pre-charge ML sensing and power-grid pre-conditioning to reduce Ldi\/dt power-supply noise by 50%","author":"arsovski","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"165","article-title":"A 16 kb column-based split cell-VSS, data-aware write-assisted 9T ultra-low voltage SRAM with enhanced read sensing margin in 28 nm FDSOI","author":"siddiqui","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/JSSC.2011.2109440","article-title":"A large \n$\\text{V}_{\\mathit{TH}}$\n\/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme","volume":"46","author":"yamauchi","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref24","first-page":"386","article-title":"A 100 nm double-stacked 500 Mhz 72 Mb separate-I\/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with \n$0.179~\\mu\\text{m}^{2}$\n cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8847474\/08733862.pdf?arnumber=8733862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:15Z","timestamp":1657745415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8733862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2915577","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}