{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:56:53Z","timestamp":1768071413802,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/jssc.2019.2919134","type":"journal-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T20:06:13Z","timestamp":1560542773000},"page":"1830-1840","source":"Crossref","is-referenced-by-count":33,"title":["A 1-V Bandgap Reference in 7-nm FinFET With a Programmable Temperature Coefficient and Inaccuracy of \u00b10.2% From \u221245\u00b0C to 125\u00b0C"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7536-3576","authenticated-orcid":false,"given":"Umanath","family":"Kamath","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3167-7466","authenticated-orcid":false,"given":"Edward","family":"Cullen","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Yu","sequence":"additional","affiliation":[]},{"given":"John","family":"Jennings","sequence":"additional","affiliation":[]},{"given":"Susan","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Brendan","family":"Farley","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.933463"},{"key":"ref11","first-page":"553","article-title":"A high precision CMOS bandgap reference with second-order curvature-compensation","author":"zhang","year":"2007","journal-title":"Proc 7th Int Conf ASIC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.863149"},{"key":"ref13","year":"2011","journal-title":"Application Note 1446 Programmable Temperature Slope Voltage Reference Intersil"},{"key":"ref14","article-title":"FinFET history, fundamentals and future","author":"liu","year":"2012","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/ESSDERC.2018.8486902","article-title":"BJT device and circuit co-optimization enabling bandgap reference and temperature sensing in 7-nm FinFET","author":"kamath","year":"2018","journal-title":"Proc 32nd Eur Solid-State Device Research Conf (ESSDERC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2001.954835"},{"key":"ref17","first-page":"33","article-title":"Process and temperature performance of a CMOS beta-multiplier voltage reference","author":"liu","year":"1998","journal-title":"Proc Midwest Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.1998.741885"},{"key":"ref19","year":"2016","journal-title":"National Instruments DAQ 6230 Device Specifications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905236"},{"key":"ref3","article-title":"High-performance, low-power integrated reference circuits and reference circuits for space applications","author":"andreou","year":"2015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051519"},{"key":"ref8","first-page":"165","article-title":"An ultra-compact, untrimmed CMOS bandgap reference with \n$3\\sigma$\n inaccuracy of +0.64% in 16 nm FinFET","author":"chang","year":"2014","journal-title":"Proc IEEE Asia Solid-State Circuit Conf"},{"key":"ref7","first-page":"259","article-title":"High accuracy, multi-output bandgap reference circuit in 16 nm FinFet","author":"wadhwa","year":"2017","journal-title":"Proc 30th Int Conf VLSI Design 16th Int Conf Embedded Syst (VLSID)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2165235"},{"key":"ref1","first-page":"22","article-title":"A sub-1V \n$3.9~\\mu\\text{W}$\n bandgap reference with a \n$3\\sigma$\n inaccuracy of ± 0.34% from ?50°C to +150°C using piecewise-linear-current curvature compensation","author":"sano","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579306"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8746734\/08736711.pdf?arnumber=8736711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:40Z","timestamp":1657745920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8736711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":19,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2919134","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}