{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:24Z","timestamp":1740132204992,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/jssc.2019.2919417","type":"journal-article","created":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T23:52:27Z","timestamp":1560815547000},"page":"2823-2832","source":"Crossref","is-referenced-by-count":5,"title":["A 2$\\times$  Blind Oversampling FSE Receiver With Combined Adaptive Equalization and Infinite-Range Timing Recovery"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4141-9425","authenticated-orcid":false,"given":"Seuk","family":"Son","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5307-8117","authenticated-orcid":false,"given":"Sigang","family":"Ryu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8910-4532","authenticated-orcid":false,"given":"Hwanseok","family":"Yeo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2237-3134","authenticated-orcid":false,"given":"Jaeha","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418839"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169183"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref16","first-page":"350c","article-title":"A 1.2–5 Gb\/s 1.4–2 pJ\/b serial link in 22 nm CMOS with a direct data-sequencing blind oversampling CDR","author":"shekhar","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841037"},{"key":"ref4","first-page":"366","article-title":"A 78 mW 11.8 Gb\/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS","author":"spagna","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"201","article-title":"A \n$2\\times$\n blind oversampling FSE receiver with combined adaptive equalization and infinite-range timing recovery","author":"son","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274904"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342687"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1981.tb00240.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2105670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020230"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4441"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8847474\/08737690.pdf?arnumber=8737690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:15Z","timestamp":1657745415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8737690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2919417","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}