{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:26Z","timestamp":1740132206300,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 105-2221-E-002-198-MY3"],"award-info":[{"award-number":["MOST 105-2221-E-002-198-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NTU Core Research Project","award":["NTUCC-108L890704"],"award-info":[{"award-number":["NTUCC-108L890704"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/jssc.2019.2921481","type":"journal-article","created":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T20:08:13Z","timestamp":1561579693000},"page":"2680-2690","source":"Crossref","is-referenced-by-count":5,"title":["A 0.6 V 1.63 fJ\/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6494-2302","authenticated-orcid":false,"given":"Yao-Sheng","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Yu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7666-4984","authenticated-orcid":false,"given":"Hsin-Shu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008865"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008493"},{"key":"ref13","first-page":"196","article-title":"A 0.85fJ\/conversion-step 10b 200kS\/s subranging SAR ADC in 40nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063124"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254551"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref17","first-page":"1","article-title":"A 0.4V 2.02fJ\/conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90nm CMOS","author":"chen","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","first-page":"1","article-title":"A 0.44fJ\/conversion-step 11b 600KS\/s SAR ADC with semi-resting DAC","author":"hsieh","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873711"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2072611"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063034"},{"article-title":"Noise suppression circuit","year":"2017","author":"hu","key":"ref6"},{"key":"ref5","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s \n$4\\times$\n TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2861835"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008509"},{"article-title":"Area-saving driving circuit for display panel","year":"2014","author":"liao","key":"ref2"},{"article-title":"The application and market of TDDI","year":"2018","author":"chen","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579298"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8847474\/08746683.pdf?arnumber=8746683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:15Z","timestamp":1657745415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8746683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":19,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2921481","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}