{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:26Z","timestamp":1740132206625,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Computing Hardware for Emerging Intelligent Sensory Applications"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["NETGP485577-15"],"award-info":[{"award-number":["NETGP485577-15"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/jssc.2019.2923586","type":"journal-article","created":{"date-parts":[[2019,7,10]],"date-time":"2019-07-10T20:15:50Z","timestamp":1562789750000},"page":"2833-2844","source":"Crossref","is-referenced-by-count":8,"title":["DDJ-Adaptive SAR TDC-Based Timing Recovery for Multilevel Signaling"],"prefix":"10.1109","volume":"54","author":[{"given":"Masum","family":"Hossain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-9067","authenticated-orcid":false,"family":"Aurangozeb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nhat","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCAS.2005.1464743"},{"key":"ref11","first-page":"1","article-title":"A \n$4\\times40$\n Gb\/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering","author":"hossain","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISSCC.2017.7870291"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2004.842863"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"772","DOI":"10.1109\/JSSC.2017.2777099","article-title":"Channel-adaptive ADC and TDC for 28 Gb\/s PAM-4 digital receiver","volume":"53","author":"hossain","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ASSCC.2018.8579307"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/JSSC.2018.2839038"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2013.2237692"},{"key":"ref19","first-page":"366","article-title":"A 20Gb\/s full-rate linear CDR circuit with automatic frequency acquisition","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC.2016.7417904"},{"key":"ref3","first-page":"1","article-title":"A 56-Gb\/s PAM4 Wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET","author":"frans","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/EPEP.2006.321151"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2004.831600"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2005.864119"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2008.2001876"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2015.2433269"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2017.7870287"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref20","first-page":"2421","article-title":"A \n$2\\times25$\n-Gb\/s receiver with 2:5 DMUX for 100-Gb\/s ethernet","volume":"45","author":"wu","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/4.766813"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/4.585289"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/JSSC.2017.2715160"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8847474\/08758891.pdf?arnumber=8758891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:15Z","timestamp":1657745415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":23,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2923586","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}