{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T05:45:17Z","timestamp":1775627117017,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/jssc.2019.2926648","type":"journal-article","created":{"date-parts":[[2019,7,23]],"date-time":"2019-07-23T20:41:28Z","timestamp":1563914488000},"page":"2532-2542","source":"Crossref","is-referenced-by-count":26,"title":["A 9.1-ENOB 6-mW 10-Bit 500-MS\/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2786-7865","authenticated-orcid":false,"given":"Kyoung-Jun","family":"Moon","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1505-6168","authenticated-orcid":false,"given":"Dong-Shin","family":"Jo","sequence":"additional","affiliation":[]},{"given":"Wan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Hyung-Jong","family":"Ko","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"474","article-title":"A 10 b 1.5 GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14 nm CMOS FinFET","author":"kull","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"ref12","first-page":"94c","article-title":"A 9.1 ENOB 21.7 fJ\/conversion-step 10 b 500 MS\/s single-channel pipelined SAR ADC with a current-mode fine ADC in 28 nm CMOS","author":"moon","year":"2017","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.90063"},{"key":"ref14","first-page":"286","article-title":"A 90 dB-SFDR 14 b 500 MS\/s BiCMOS switched-current pipelined ADC","author":"el-chammas","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2863959"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851387"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205700"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546856"},{"key":"ref6","first-page":"268c","article-title":"A 2.1 mW 11 b 410 MS\/s dynamic pipelined SAR ADC with background calibration in 28 nm digital CMOS","author":"verbruggen","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref8","first-page":"1","article-title":"A 14.6 mW 12 b 800 MS\/s \n$4\\times$\ntime-interleaved pipelined SAR ADC achieving 60.8 dB SNDR with Nyquist input and sampling timing skew of 60 fsrms without calibration","author":"lien","year":"2016","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2576468"},{"key":"ref2","first-page":"478","article-title":"A 0.7 V 12 b 160 MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28 nm CMOS with digital amplifier technique","author":"yoshioka","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2412657"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"ref24","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2879923"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8811631\/08770261.pdf?arnumber=8770261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:08Z","timestamp":1657745228000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8770261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2926648","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}