{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:19:01Z","timestamp":1768072741588,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/jssc.2019.2938396","type":"journal-article","created":{"date-parts":[[2019,12,27]],"date-time":"2019-12-27T20:50:20Z","timestamp":1577479820000},"page":"157-166","source":"Crossref","is-referenced-by-count":22,"title":["A 7.5 Gb\/s\/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2680-3675","authenticated-orcid":false,"given":"Kyung-Soo","family":"Ha","sequence":"first","affiliation":[]},{"given":"Seungseob","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Youn-Sik","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyuck-Joon","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Tae-Young","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jung-Bae","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6990-5869","authenticated-orcid":false,"given":"Chang-Kyo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Dongkeon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Daesik","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Hyong-Ryol","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Dukha","family":"Park","sequence":"additional","affiliation":[]},{"given":"Young-Hwa","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young Hoon","family":"Son","sequence":"additional","affiliation":[]},{"given":"Byongwook","family":"Na","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2233332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870425"},{"key":"ref4","first-page":"378","article-title":"A 7.5Gb\/s\/pin LPDDR5 SDRAM With WCK clocking and non-target ODT for high speed and with DVFS, internal data copy, and deep-sleep mode for low power","author":"ha","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757500"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429588"},{"key":"ref5","first-page":"44","article-title":"A 1.2V 30nm 1.6Gb\/s\/pin 4Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme","author":"bae","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231255"},{"key":"ref1","first-page":"240c","article-title":"A Sub-1.0V 20nm 5Gb\/s\/pin post-LPDDR3 I\/O interface with Low Voltage-Swing Terminated Logic and adaptive calibration scheme for mobile application","author":"cho","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870424"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8944135\/08944216.pdf?arnumber=8944216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:17Z","timestamp":1651066577000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8944216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2938396","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}