{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:53:55Z","timestamp":1769831635879,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["B621073"],"award-info":[{"award-number":["B621073"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/jssc.2019.2939081","type":"journal-article","created":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T20:11:42Z","timestamp":1569442302000},"page":"19-26","source":"Crossref","is-referenced-by-count":50,"title":["A 128-Gb\/s 1.3-pJ\/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2588-6912","authenticated-orcid":false,"given":"Zeynep","family":"Toprak-Deniz","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2507-1353","authenticated-orcid":false,"given":"Jonathan E.","family":"Proesel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8803-9553","authenticated-orcid":false,"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Herschel A.","family":"Ainspan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0361-031X","authenticated-orcid":false,"given":"Timothy O.","family":"Dickson","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7754-7616","authenticated-orcid":false,"given":"Michael P.","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Meghelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662495"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870288"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662479"},{"key":"ref13","first-page":"128","article-title":"A 16-Gb\/s differential I\/O cell with 380fs RJ in an emulated 40nm DRAM process","author":"nguyen","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2404222"},{"key":"ref16","first-page":"118","article-title":"A 1.8pJ\/b 56Gb\/s PAM-4 transmitter with fractionally spaced FFE in 14nm CMOS","author":"dickson","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"484","article-title":"A transmitter and receiver for 100Gb\/s coherent networks with integrated \n$4\\times64$\nGS\/s 8b ADCs and DACs in 20nm CMOS","author":"cao","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310205"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771103"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662361"},{"key":"ref8","year":"0","journal-title":"IEEE P802 3ck 100 Gb\/s 200 Gb\/s and 400 Gb\/s Electrical Interfaces Task Force"},{"key":"ref7","year":"0","journal-title":"Common Electrical I\/O (CEI)-112G Optical Interconnect Forum (OIF)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502273"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417908"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/8944135\/8848421-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8944135\/08848421.pdf?arnumber=8848421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:32Z","timestamp":1651066592000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8848421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2939081","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}