{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,8]],"date-time":"2026-10-08T17:11:15Z","timestamp":1791479475530,"version":"4.3.4"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/jssc.2019.2940332","type":"journal-article","created":{"date-parts":[[2019,9,27]],"date-time":"2019-09-27T00:40:42Z","timestamp":1569544842000},"page":"3493-3502","source":"Crossref","is-referenced-by-count":36,"title":["A 30-GHz Digital Sub-Sampling Fractional-$N$  PLL With \u2212238.6-dB Jitter-Power Figure of Merit in 65-nm LP CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6167-6512","authenticated-orcid":false,"given":"Luca","family":"Bertulessi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saleh","family":"Karman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dmytro","family":"Cherniak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7045-0272","authenticated-orcid":false,"given":"Alessandro","family":"Garghetti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-514X","authenticated-orcid":false,"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0895-1700","authenticated-orcid":false,"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866454"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref30","first-page":"242","article-title":"A novel segmentation scheme for DTC-based \n$\\Delta\\Sigma$\n fractional-N PLL","author":"vo","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2763581"},{"key":"ref10","first-page":"250","article-title":"A 36.3-to-38.2 GHz-216 dBc\/Hz 2 40 nm CMOS fractional-N FMCW chirp synthesizer PLL with a continuous-time bandpass delta-sigma time-to-digital converter","author":"weyer","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746669"},{"key":"ref12","first-page":"268","article-title":"A 30 GHz digital sub-sampling fractional-N PLL with 198fsrms jitter in 65 nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with-126dBc\/Hz in-band phase noise and 0.15 psrms jitter in 0.18 \n$\\mu\\text{m}$\n CMOS","author":"gao","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886324"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2546304"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref19","first-page":"194","article-title":"A 12 GHz 210 fs 6 mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO","author":"ru","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref28","first-page":"1","article-title":"A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS","author":"hsieh","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.902067"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417963"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869097"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2013.2279115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref2","first-page":"1","article-title":"A sub-sampling all-digital fractional-N frequency synthesizer with-111dBc\/Hz In-Band Phase Noise and an FoM of–242dB","author":"chen","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref9","first-page":"376","article-title":"A 28.5–33.5 GHz fractional-N PLL using a \n$3^{rd}$\n order noise shaping time-to-digital converter with 176 fs resolution","author":"dayanik","year":"2015","journal-title":"Proc ESSCIRC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2871178"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SMIC.2009.4770486"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829937"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1946.229930"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8910478\/08850091.pdf?arnumber=8850091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:43Z","timestamp":1657746523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8850091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":34,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2940332","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}