{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:03Z","timestamp":1781887023440,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["1254459"],"award-info":[{"award-number":["1254459"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["1509767"],"award-info":[{"award-number":["1509767"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["1527320"],"award-info":[{"award-number":["1527320"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["1704758"],"award-info":[{"award-number":["1704758"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/jssc.2019.2941007","type":"journal-article","created":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T03:00:40Z","timestamp":1569639640000},"page":"1337-1350","source":"Crossref","is-referenced-by-count":27,"title":["An OTA-Less Second-Order VCO-Based CT $\\Delta\\Sigma$  Modulator Using an Inherent Passive Integrator and Capacitive Feedback"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2736-5451","authenticated-orcid":false,"given":"Shaolan","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5536-8385","authenticated-orcid":false,"given":"Nan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164965"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.466070"},{"key":"ref33","first-page":"290c","article-title":"A 0.7 V \n$256~\\mu\\text{W}~\\Delta\\Sigma$\n modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW","author":"de melo","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref32","first-page":"158","article-title":"A 20 mW 61 dB SNDR (60 MHz BW) 1 b \n$3^{\\mathrm{ rd}}$\n-order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS","author":"srinivasan","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","first-page":"1","article-title":"A 1.16 mW 69 dB SNR (1.2 MHz BW) continuous time \n$\\Sigma\\Delta$\n ADC with immunity to clock jitter","author":"balachandran","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914258"},{"key":"ref37","first-page":"245","article-title":"A 7.5 mW 9 MHz CT \n$\\Delta\\Sigma$\n modulator in 65 nm CMOS with 69 dB SNDR and reduced sensitivity to loop delay variations","author":"andersson","year":"2012","journal-title":"Proc IEEE Asian Solid State Circuits Conf (A-SSCC)"},{"key":"ref36","first-page":"320","article-title":"High-order delta sigma modulators","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1986.1096607"},{"key":"ref34","first-page":"274","article-title":"A 1 V 77 dB-DR 72 dB-SNDR 10 MHz-BW 2-1 MASH CT \n$\\Delta\\Sigma\\text{M}$","author":"nowacki","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.553171"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217871"},{"key":"ref11","first-page":"187","article-title":"A 0.2 V \n$0.44~\\mu\\text{W}$\n 20 kHz analog to digital \n$\\Sigma\\Delta$\n modulator with 57 fJ\/conversion FoM","author":"wismar","year":"2006","journal-title":"Proc 32nd Eur Solid-State Circuits Conf"},{"key":"ref12","first-page":"206","article-title":"A 0.2 V, \n$7.5~\\mu\\text{W}$\n, 20 kHz \n$\\Sigma\\Delta$\n modulator with 69 dB SNR in 90 nm CMOS","author":"wismar","year":"2007","journal-title":"Proc 33rd Eur Solid-State Circuits Conf"},{"key":"ref13","first-page":"155","article-title":"A 0.02 mm2 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2688364"},{"key":"ref28","first-page":"36c","article-title":"A 0.028 mm2 19.8 fJ\/step \n$2^{\\mathrm{ nd}}$\n-order VCO-based CT \n$\\Delta\\Sigma$\n modulator using an inherent passive integrator and capacitive feedback in 40 nm CMOS","author":"li","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321063"},{"key":"ref27","first-page":"1","article-title":"A 75 dB DR 50 MHz BW \n$3^{\\mathrm{ rd}}$\n-order CT-\n$\\Delta\\Sigma$\n modulator using VCO-based integrators","author":"young","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010973"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475160"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274852"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594953"},{"key":"ref7","first-page":"292c","article-title":"A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time \n$\\Delta\\Sigma$\n ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer","author":"wei","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref2","first-page":"133","article-title":"A CBSC second-order sigma-delta modulator in \n$3~\\mu\\text{m}$\n LTPS-TFT technology","author":"lin","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778284"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196732"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref22","first-page":"256c","article-title":"A 54 mW 1.2 GS\/s 71.5 dB SNDR 50 MHz BW VCO-based CT \n$\\Delta\\Sigma$\n ADC using dual phase\/frequency feedback in 65 nm CMOS","author":"reddy","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502166"},{"key":"ref23","first-page":"470","article-title":"A 125 MHz-BW 71.9 dB-SNDR VCO-based CT \n$\\Delta\\Sigma$\n ADC with segmented phase-domain ELD compensation in 16 nm CMOS","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693244"},{"key":"ref25","first-page":"1","article-title":"A 0.04-mm2 0.9-mW 71-dB SNDR distributed modular \n$\\Delta\\Sigma$\n ADC with VCO-based integrator and digital DAC calibration","author":"yoon","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9076749\/8851401-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9076749\/08851401.pdf?arnumber=8851401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:46Z","timestamp":1651066666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8851401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":40,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2941007","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}