{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T18:08:40Z","timestamp":1774375720334,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"The Science and Technology Development Fund, Macau SAR","award":["MYRG2018-00204-AMSV"],"award-info":[{"award-number":["MYRG2018-00204-AMSV"]}]},{"name":"The Science and Technology Development Fund, Macau SAR","award":["SKL-AMSV-2017-2019(DP)"],"award-info":[{"award-number":["SKL-AMSV-2017-2019(DP)"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/jssc.2019.2945298","type":"journal-article","created":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T23:32:46Z","timestamp":1571700766000},"page":"693-705","source":"Crossref","is-referenced-by-count":76,"title":["A 1.6-GS\/s 12.2-mW Seven-\/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9279-9603","authenticated-orcid":false,"given":"Mingqiang","family":"Guo","sequence":"first","affiliation":[]},{"given":"Jiaji","family":"Mao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9346-8291","authenticated-orcid":false,"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[]},{"given":"Hegong","family":"Wei","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2713523"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843360"},{"key":"ref12","first-page":"278","article-title":"A 0.014 mm2 10-bit 2 GS\/s time-interleaved SAR ADC with low-complexity background timing skew calibration","author":"luo","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref13","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s \n$4\\times$\n TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.0581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019161"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483423"},{"key":"ref18","first-page":"1","article-title":"A 10 b 1.6 GS\/s 12.2 mW 7\/8-way split time-interleaved SAR ADC with digital background mismatch calibration","author":"guo","year":"2019","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2793535"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2851944"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2610864"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref26","first-page":"464","article-title":"A 21 fJ\/conv-step 9 ENOB 1.6 GS\/s \n$2\\times$\n time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45 nm CMOS","author":"sung","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"470","article-title":"A 2.6 b\/cycle-architecture-based 10 b 1.7 GS\/s 15.4 mW \n$4\\times$\n-time-interleaved SAR ADC with a multistep hardware-retirement technique","author":"hong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9011683\/08877763.pdf?arnumber=8877763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:33Z","timestamp":1651066593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8877763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2945298","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}