{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:14:40Z","timestamp":1778346880514,"version":"3.51.4"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574033"],"award-info":[{"award-number":["61574033"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774038"],"award-info":[{"award-number":["61774038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/jssc.2019.2948164","type":"journal-article","created":{"date-parts":[[2019,10,31]],"date-time":"2019-10-31T21:13:31Z","timestamp":1572556411000},"page":"1422-1436","source":"Crossref","is-referenced-by-count":33,"title":["TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS"],"prefix":"10.1109","volume":"55","author":[{"given":"Weiwei","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2221-4769","authenticated-orcid":false,"given":"Wentao","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7736-6487","authenticated-orcid":false,"given":"Chuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peiye","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844601"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2297176"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594240"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1679","DOI":"10.1016\/j.microrel.2012.03.024","article-title":"Comparative analysis of yield optimized pulsed flip-flops","volume":"52","author":"marco","year":"2012","journal-title":"Microelectron Rel"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.71"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2518864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617415"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896695"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587810"},{"key":"ref18","first-page":"258","article-title":"A self-tuning DVS processor using delay-error detection and correction","author":"das","year":"2015","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821121"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2304681"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024943"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2857836"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573561"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284364"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2625598"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2723020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.04.013"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2735445"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9076749\/08889458.pdf?arnumber=8889458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:36Z","timestamp":1639771056000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8889458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2948164","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}