{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T15:40:16Z","timestamp":1787758816538,"version":"build-2784847793"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0003\/2019\/AFJ"],"award-info":[{"award-number":["0003\/2019\/AFJ"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2018-00113-AMSV"],"award-info":[{"award-number":["MYRG2018-00113-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/jssc.2019.2948170","type":"journal-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T21:05:17Z","timestamp":1573074317000},"page":"322-332","source":"Crossref","is-referenced-by-count":94,"title":["A Temperature-Stabilized Single-Channel 1-GS\/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8585-2813","authenticated-orcid":false,"given":"Wenning","family":"Jiang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7220-0464","authenticated-orcid":false,"given":"Minglei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679748"},{"key":"ref31","first-page":"60","article-title":"3.2 A 7.6 mW 1 GS\/s 60 dB SNDR single-channel SAR-assisted pipelined ADC with temperature-compensated dynamic Gm-R-based amplifier","author":"jiang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"ref10","first-page":"241","article-title":"A 1V 11fJ\/conversion-step 10bit 10 MS\/s asynchronous SAR ADC in 0.18 \n$\\mu\\text{m}$\n CMOS","author":"liu","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/JSSC.2015.2493167","article-title":"A 6 b 5 GS\/s 4 interleaved 3 b\/cycle SAR ADC","volume":"51","author":"chan","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","first-page":"239","article-title":"A 12 b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243804"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref16","first-page":"94c","article-title":"A 9.1 ENOB 21.7 fJ\/conversion-step 10 b 500 MS\/s single-channel pipelined SAR ADC with a current-mode fine ADC in 28 nm CMOS","author":"moon","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref17","first-page":"472","article-title":"A 12 b 330 MS\/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997&#x2013;2013"},{"key":"ref19","first-page":"296","article-title":"A 2.6 mW 6 b 2.2 GS\/s 4-times interleaved fully dynamic pipelined ADC in 40 nm digital CMOS","author":"verbruggen","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851387"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852483"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2815654"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2808244"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311812"},{"key":"ref7","first-page":"276","article-title":"16.1 A 13b 4GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC","author":"vaz","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582852"},{"key":"ref9","first-page":"474","article-title":"28.5 A 10 b 1.5 GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET","author":"kull","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742523"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002547"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662319"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8972639\/08892554.pdf?arnumber=8892554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:31Z","timestamp":1651066771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8892554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2948170","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}